Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2000-09-29
2004-09-21
Verbrugge, Kevin (Department: 2188)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S141000, C713S324000
Reexamination Certificate
active
06795896
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates generally to reducing the leakage power consumption of high performance processors, and more specifically to reducing leakage power consumption by shutting off power to the cache memory.
BACKGROUND
The need for reducing the power consumption of computers is especially keen for battery-operated systems such as laptops or notebook personal computers. Because the power source of mobile computers accounts for a significant percentage of the bulk and weight of the device, attempts have been made since the advent of laptops to reduce their power consumption. One way of reducing power consumption is to stop the clock input to the processor when the processor is inactive. This method saves significant power since the clock logic is a major power consumer of the processor.
Another area of power consumption that has become more significant recently is leakage power consumption. Leakage power consumption is inherent in semiconductor physics and is a product of the design methods used to create high speed processors. Leakage power consumption is caused by a voltage gradient across a junction within a semiconductor chip that causes current flow. The development of high performance processors has also meant increased leakage power consumption because higher frequency devices employ smaller transistors in larger numbers than ever before. The smaller the transistor channel length and oxide thickness the greater the leakage power consumption.
A significant amount of leakage power consumption could be avoided by cutting the power supply to as much of the CPU as possible when the CPU is not being used. It is desirable, of course, that this power interruption be transparent to the user and comply with design specifications of commercial software developers.
REFERENCES:
patent: 5530673 (1996-06-01), Tobita et al.
patent: 5632038 (1997-05-01), Fuller
patent: 5666537 (1997-09-01), Debnath et al.
patent: 5708768 (1998-01-01), Horiuchi et al.
patent: 5748874 (1998-05-01), Hicksted et al.
patent: 5761406 (1998-06-01), Kobayashi et al.
patent: 5809532 (1998-09-01), Eno et al.
patent: 5862083 (1999-01-01), Tobita et al.
patent: 5913223 (1999-06-01), Sheppard et al.
patent: 5931951 (1999-08-01), Ando
patent: 5973964 (1999-10-01), Tobita et al.
patent: 6078520 (2000-06-01), Tobita et al.
patent: 6105141 (2000-08-01), Hanlon et al.
patent: 6275436 (2001-08-01), Tobita et al.
patent: 6347379 (2002-02-01), Dai et al.
Hart Frank
Pole, II Edwin J.
Blakely , Sokoloff, Taylor & Zafman LLP
Intel Corporation
Verbrugge Kevin
LandOfFree
Methods and apparatuses for reducing leakage power... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and apparatuses for reducing leakage power..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatuses for reducing leakage power... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3187408