Methods and apparatuses for designing integrated circuits

Details Methods and apparatuses for designing integrated circuits Methods and apparatuses for designing integrated circuits

2005-12-20

2005-12-20

Garbowski, Leigh M. (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000

Reexamination Certificate

active

06978430

ABSTRACT:
Methods and apparatuses for designing a plurality of integrated circuits (ICs) from a language representation of hardware. In one example of a method, a technology independent RTL (register transfer level) netlist is partitioned between representations of a plurality of ICs. In a typical example of the method, a hardware description language (HDL) code is written and compiled without regard to splitting the design among multiple ICs. After compilation, a partition of the technology independent RTL netlist, obtained from the compilation, is performed among the multiple ICs. After a partition, the technology independent RTL netlist is mapped to a particular target technology (e.g. a particular IC vendor's architecture for implementing logic circuitry), and place and route tools may be used to create the design in multiple ICs (e.g. field programmable gate arrays). In an example of another method, an HDL code is compiled to produce an RTL netlist representation which specifies a plurality of ICs in which logic, designed for placement on one of the plurality of ICs, is replicated for placement on another one of the plurality of ICs. In a typical example of this method, the HDL code is written and compiled without regard to splitting the design among multiple ICs and a partition operation is performed on the RTL netlist from the results of the compiled HDL code. The partition operation produces multiple ICs and selected logic may then be replicated on the multiple ICs. In an example of another method, an HDL code is compiled to produce an RTL netlist representation which includes at least one RTL component. The one RTL component is split into multiple RTL components, each of which is designed for placement on a separate IC.

REFERENCES:
patent: 5544066 (1996-08-01), Rostoker et al.
patent: 5764951 (1998-06-01), Ly et al.
patent: 6026219 (2000-02-01), Miller et al.
patent: 6135647 (2000-10-01), Balakrishnan et al.
patent: 6141631 (2000-10-01), Blinne et al.
patent: 6145117 (2000-11-01), Eng
patent: 6192504 (2001-02-01), Pfluger et al.
patent: 6205572 (2001-03-01), Dupenloup
patent: 6341361 (2002-01-01), Basto et al.
patent: 6370493 (2002-04-01), Knapp et al.
patent: 6438735 (2002-08-01), McElvain et al.
patent: 6519754 (2003-02-01), McElvain et al.
patent: 6668364 (2003-12-01), McElvain et al.
W.-J. Fang et al., “A Hierarchical Functional Structuring and Partitioning Approach for Multiple-FPGA Implementations,” 1996 IEEE, pp. 638-643.
E.D. Lagnese et al., “Architectural Partitioning for System Level Synthesis of ICs,” 1991 IEEE Trans. on CAD, vol 10, No. 7, pp. 847-860.
M. Vootukuru et al., “Resource Constrained RTL Partitioning for Synthesis of Multi-FPGA Designs,” 1996 IEEE, 10th Int'l Conference on VLSI Design, pp. 140-144.

Affiliated with

Also associated with

Rating

Methods and apparatuses for designing integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods and apparatuses for designing integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatuses for designing integrated circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3512421