Methods and apparatuses for decoupling a request from one or...

Details Methods and apparatuses for decoupling a request from one or... Methods and apparatuses for decoupling a request from one or...

2007-10-02

2007-10-02

Myers, Paul R. (Department: 2111)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus interface architecture

C710S100000, C710S112000, C710S305000, C370S469000

Reexamination Certificate

active

10980736

ABSTRACT:
Embodiments of apparatuses, systems, and methods are described for communicating information between functional blocks of a system across a communication fabric. Translation logic couples to the communication fabric. The translation logic implements a higher level protocol layered on top of an underlining protocol and the communication fabric. The translation logic converts one initiator transaction into two or more write transactions and then transmits the write transactions using the underlining protocol of the communication fabric. The translation logic converts the initiator transaction into two or more write transactions and then transmits the write transactions using the underlining protocol of the communication fabric so that the communication fabric does not block or poll for responses, and that data may be transferred in a direction opposite from the initiator transaction request.

REFERENCES:
patent: 5699460 (1997-12-01), Kopet et al.
patent: 5745791 (1998-04-01), Peek et al.
patent: 5761348 (1998-06-01), Honma
patent: 5799203 (1998-08-01), Lee et al.
patent: 5802399 (1998-09-01), Yumoto et al.
patent: 5948089 (1999-09-01), Wingard et al.
patent: 6122690 (2000-09-01), Nannetti et al.
patent: 6182183 (2001-01-01), Wingard et al.
patent: 6330283 (2001-12-01), Lafe
patent: 6393500 (2002-05-01), Thekkath
patent: 6678423 (2004-01-01), Trenary et al.
patent: 6725313 (2004-04-01), Wingard et al.
patent: 6785753 (2004-08-01), Weber et al.
patent: 6868459 (2005-03-01), Stuber
patent: 6970013 (2005-11-01), Corey
patent: 6981088 (2005-12-01), Holm et al.
patent: 2002/0038393 (2002-03-01), Ganapathy et al.
patent: 2002/0107903 (2002-08-01), Richter et al.
patent: 2002/0161848 (2002-10-01), Willman et al.
patent: 2003/0099254 (2003-05-01), Richter
patent: 2003/0191884 (2003-10-01), Anjo et al.
patent: 2003/0212743 (2003-11-01), Masri et al.
patent: 2004/0017820 (2004-01-01), Garinger et al.
patent: 2005/0210164 (2005-09-01), Weber et al.
patent: 2005/0216641 (2005-09-01), Weber et al.
patent: 2006/0092944 (2006-05-01), Wingard et al.
patent: 2006/0095635 (2006-05-01), Vinogradov et al.
patent: 1179785 (2002-02-01), None
patent: 63296158 (1988-12-01), None
Culler, David E.: “Split-Phase Busses,” CS 258, Computer Science Division, U.C. Berkely, Spring 1999, pp. 1-23.
International Search Report, PCT/US2005/008239, mailed Jun. 13, 2005, 3 pp.
International Search Report, PCT/US2005/008235, mailed Nov. 30, 2005, 6 pp.
AMBA 3.0 (AMABA AXI), undated.
MIPS32 24 K Family of Synthesizable Processor Cores, Product Brief, MIPS Technologies, 2005.
Open Core Protocol Monitor, Data Sheet, Mentor Graphics, undated.
IP Core-Centric Communications Protocol Introducing Open Core Protocol 2.0, www.design-reuse.com, Sep. 11, 2006.
Enabling Reuse Via an IP Core-Centric Communications Protocol: Open Core Protocol, Wolf-Dietrich Weber, Sonics, Inc., 2000.
NECoBus: A High-End SOC Bus with a Portable & Low-Latency Wrapper-Based Interface Mechanism, Anjo et al., NEC Corporation, IEEE 2002.
Open Core Protocol Specification, Release 2.0, pp. 1-3, 31-57, copyright 2003.
Socket-Centric IP Core Interface Maximizes IP Applications, www.ocpip.org, undated.
Definition of Burst Mode Access and Timing, www.pcguide.com, Sep. 12, 2006.
Definition of Direct Memory Access (DMA) Modes and Bus Mastering DMA, www.pcguide.com, Sep. 12, 2006.
Definition of PCI Bus Performance, www.pcguide.com, Sep. 12, 2006.
Weiss, Ray, “PCI-X Exposed,” TechOnLine, http://www.techonline.com/community/ed—resource/feature—article/7114, Jun. 28, 2005.

Affiliated with

Also associated with

Rating

Methods and apparatuses for decoupling a request from one or... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods and apparatuses for decoupling a request from one or..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatuses for decoupling a request from one or... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3844109