Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2007-04-03
2007-04-03
Baderman, Scott (Department: 2114)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C714S011000, C714S012000
Reexamination Certificate
active
10425805
ABSTRACT:
Methods and apparatus to reinitiate failed processors in multiple-processor systems are described herein. In an example method, a failure associated with a first processor of a plurality of processors in a multiple-processor system is detected by a second processor of the plurality of processors. In response to detection of the failure associated with the first processor, the second processor restores the first processor.
REFERENCES:
patent: 5784549 (1998-07-01), Reynolds et al.
patent: 6161196 (2000-12-01), Tsai
patent: 6687791 (2004-02-01), Morrison
patent: 6889167 (2005-05-01), Curry, III
patent: 2002/0174381 (2002-11-01), Olarig et al.
Datta Sham
Miga Andy
Rothman Michael
Zimmer Vincent
Baderman Scott
Hanley Flight & Zimmerman LLC
Intel Corporation
Lohn Joshua
LandOfFree
Methods and apparatus to reinitiate failed processors in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and apparatus to reinitiate failed processors in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus to reinitiate failed processors in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3795127