Electrical computers and digital processing systems: memory – Storage accessing and control – Control technique
Reexamination Certificate
2006-09-05
2006-09-05
Peugh, Brian R. (Department: 2187)
Electrical computers and digital processing systems: memory
Storage accessing and control
Control technique
C711S138000
Reexamination Certificate
active
07103735
ABSTRACT:
Methods and apparatus to process cache allocation requests are disclosed. In an example method, a priority level is assigned to a cache allocation request. Based on the priority level, an allocation probability associated with the cache allocation request is identified. Based on the allocation probability, the cache allocation request is identified with either an allocate condition and a bypass condition.
REFERENCES:
patent: 5539893 (1996-07-01), Thompson et al.
patent: 5875464 (1999-02-01), Kirk
patent: 5913215 (1999-06-01), Rubinstein et al.
patent: 5983313 (1999-11-01), Heisler et al.
patent: 6601151 (2003-07-01), Harris
patent: 6857046 (2005-02-01), Batcher
patent: 2003/0154112 (2003-08-01), Neiman et al.
patent: 2004/0193827 (2004-09-01), Mogi et al.
Chiou et al.,Application-Specific Memory Management for Embedded Systems Using Software-Controlled Caches, Proceedings of the 37thConference on Design Automation, pp. 416-419 (2000).
Bradley Matthew
Hanley Flight & Zimmerman LLC
Intel Corporation
Peugh Brian R.
LandOfFree
Methods and apparatus to process cache allocation requests... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and apparatus to process cache allocation requests..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus to process cache allocation requests... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3555332