Methods and apparatus to manage a cache memory

Details Methods and apparatus to manage a cache memory Methods and apparatus to manage a cache memory

2006-05-09

2006-05-09

Anderson, Matthew D. (Department: 2186)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C711S137000

Reexamination Certificate

active

07043608

ABSTRACT:
Methods and apparatus to manage a cache memory. An example method of managing a cache comprises identifying program states associated with an executing program; comparing a time of first discovery of a program state to a most recent time of first discovery to determine if the program state is associated with short-lived objects; and if the program state is associated with short-lived objects and program execution is transitioning to a program state associated with long-lived objects, flushing the cache of data associated with the program state.

REFERENCES:
patent: 5606685 (1997-02-01), Frandeen
patent: 5850632 (1998-12-01), Robertson
patent: 6237065 (2001-05-01), Banerjia et al.
patent: 6415359 (2002-07-01), Kimura et al.
patent: 6571318 (2003-05-01), Sander et al.
patent: 6622168 (2003-09-01), Datta
patent: 6751707 (2004-06-01), Magoshi
patent: 6752335 (2004-06-01), Levia
patent: 2001/0042172 (2001-11-01), Duesterwald et al.
patent: 2002/0152361 (2002-10-01), Dean et al.
Hazelwood, Kim et al., “Code Cache Management Schemes for Dynamic Optimizers,” Proceedings of the Sixth Annual Workshop on Interaction between Compilers and Computer Architectures, IEEE, Feb. 3, 2002, pp. 92-100.
Doug Joseph et al., “Prefetching using Markov Predictors”, 1997 Proceedings of the International Symposium on Computer Architecture (ISCA '97), Jun. 1997, Denver Colorado.
Ashutosh S. Dhodapkar et al., “Managing Multi-Configuration Hardware via Dynamic Working Set Analysis”, May, 2002.
Trishul M. Chilimbi et al., “Dynamic Hot Data Stream Prefetching for General-Purpose Programs”, PLDI-2002, May, 2002.
Mingqiu Sun et al., “Entropy-based Characterization of Program Phase Behaviors”, Feb. 2004, Madrid Spain.
S. Dhodapkar et al., “Comparing Program Phase Detection Techniques”, Micro-2003, 2003.
V. Bala et al., “Dynamo: A transparent dynamic optimization system”, PLDI '2000, Jun, 2000.
B. Balasubramonian et al., “Memory Hierarchy Reconfiguration for Energy and Perfromance in General Purpose Architectures”, Micro-2000, Dec. 2000.
J. E. Smith et al., “Dynamic Microarchitecture Adaptation via Co-designed Virtual Machines”, ISSCC-2002, Feb. 2002.
M. Huang et al., “Positional Adaption of Processors: Application to Energy Reduction”, ISCA-2003, Jun. 2003.
T. Sherwood et al., “Phase Tracking and Prediction”, ISCA-2003, Jun. 2003.
T. Sherwood et al., “Automatically Characterizing Large Scale Program Behavior”, ASPLOS-2002, Oct. 2002.
C.E. Shannon, “A Mathematical Theory of Communication”, Bell Syst. Tech. J., 27, 379-423, 623-656. Jul. and Oct., 1948.
Standard Performance Evaluation Corperation(SPEC) JBB2000 [online]. SPEC [retrieved on May 11, 2004]: Retrieved from the Internet: <URL: http://www.spec.org/jbb2000/>, 2 pages.
Standard Performance Evaluation Corperation(SPEC) JBB2000 [online]. SPECjAppServer [retrieved on May 14, 2004]: Retrieved from the Internet: <URL: http://www.spec.org/jAppServer2002/>, 2 pages.
Dinero IV Trace-Driven Uniprocessor Cache Simulator: [retrieved on May 14, 2004]: Retrieved from the Internet: <URL: http://www.cs.wisc.edu/˜markhill/DinerolV/>, 2 pages.

Affiliated with

Also associated with

Rating

Methods and apparatus to manage a cache memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods and apparatus to manage a cache memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus to manage a cache memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3642740