Methods and apparatus to integrate image rejection into...

Details Methods and apparatus to integrate image rejection into... Methods and apparatus to integrate image rejection into...

2005-06-13

2008-12-09

Maung, Nay (Department: 2618)

Telecommunications

Transmitter and receiver at separate stations

Frequency or phase modulation

C455S063100, C455S285000, C455S302000

Reexamination Certificate

active

07463862

ABSTRACT:
Methods and apparatus to integrate image rejection into quadrature mixers are disclosed. A disclosed image-rejection quadrature mixer comprises a quadrature mixer, and a cross-coupled differential pair of transistors to provide a complex filter response, wherein the mixer and the transistors are integrated on a common silicon substrate.

REFERENCES:
patent: 6975838 (2005-12-01), Rofougaran et al.
Crols et al.,Low-IF Topologies for High-Performance Analog Front Ends of Fully Integrated Receivers, IEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, vol. 45, No. 3, Mar. 1998 (14 pages).

Affiliated with

Also associated with

Rating

Methods and apparatus to integrate image rejection into... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods and apparatus to integrate image rejection into..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus to integrate image rejection into... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4037080