Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Output switching noise reduction
Reexamination Certificate
2007-12-04
2007-12-04
Chang, Daniel (Department: 2819)
Electronic digital logic circuitry
Signal sensitivity or transmission integrity
Output switching noise reduction
C326S082000
Reexamination Certificate
active
11098832
ABSTRACT:
Circuitry and methods are provided for an LVDS-like transmitter that may be able to DC couple to a receiver having a CML termination scheme. Replacing the common mode voltage source of an LVDS transmitter with a resistive pulldown to ground may allow the transmitter to interface in a DC coupled fashion with a CML receiver. Further, the resistive pulldown may be programmable. This LVDS-like transmitter may be able to support a wider customer base by allowing it to DC couple to a wider range of termination voltage levels, such as CML termination voltage levels.
REFERENCES:
patent: 6731135 (2004-05-01), Brunolli
patent: 6825693 (2004-11-01), Schoenborn et al.
patent: 6864704 (2005-03-01), Wong et al.
patent: 6972588 (2005-12-01), Wong et al.
Goldie, John, “The Many Flavors of LVDS”, National Semiconductor, pp. 1-7, printed Nov. 11, 2004.
Goldie, John, “LVDS, CML, ECL-differential interfaces with odd voltages”, National Semiconductor, pp. 1-9, printed Nov. 11, 2004.
Hoang Tim T
Maangat Simardeep
Patel Rakesh H
Shumarayev Sergey Y
Wong Wilson
Altera Corporation
Chang Daniel
Ropes & Gray LLP
LandOfFree
Methods and apparatus to DC couple LVDS driver to CML levels does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and apparatus to DC couple LVDS driver to CML levels, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus to DC couple LVDS driver to CML levels will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3869719