Methods and apparatus for tristate line sharing

Details Methods and apparatus for tristate line sharing Methods and apparatus for tristate line sharing

2006-12-12

2006-12-12

Perveen, Rehana (Department: 2112)

Electrical computers and digital data processing systems: input/

Intrasystem connection

C711S001000, C711S005000

Reexamination Certificate

active

07149827

ABSTRACT:
Methods and apparatus are provided for interconnecting on-chip components, such as components on a programmable chip, with off-chip components through a variety of buses, fabrics, and input/output lines. Interconnection resources such as input/output lines are shared for communication with different off-chip components such as memory. Control circuitry and an arbitration fabric are provided to further improve communication efficiency between on-chip and off-chip components.

REFERENCES:
patent: 4644494 (1987-02-01), Muller
patent: 5623645 (1997-04-01), Yip et al.
patent: 5875470 (1999-02-01), Dreibelbis et al.
patent: 6801459 (2004-10-01), Riesenman et al.
patent: 6836815 (2004-12-01), Purcell et al.
patent: 2004/0199741 (2004-10-01), Floman
Kenneth D. Wagner, “Robust Scan-Based Logic Test in VDSM Technologies”, IEEE 0018-9162/99, pp. 66-74, Nov. 1999.

Affiliated with

Also associated with

Rating

Methods and apparatus for tristate line sharing does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods and apparatus for tristate line sharing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for tristate line sharing will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3691949