Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-02-07
2006-02-07
Do, Thuan (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
06996793
ABSTRACT:
Geometric objects, such as polygons, are defined in a multi-dimensional data space, and are represented by data segments. “N” dimensional hierarchical trees, or “ng” trees, are generated to organize the data segments into “outside child nodes” and “inside child nodes” in accordance with a discriminator value. One of “n” sides of a polygon is selected as the discriminator value. To create the ng tree, data segments are designated as “outside child nodes” if a data segment is outside the plane defined by the discriminator value, and data segments are selected as “inside child nodes” if the data segment is inside the plane defined by the discriminator value. This process of partitioning data segments into inside child nodes and outside child nodes is repeated recursively through each level of the ng tree. Techniques to represent diagonal interconnect lines of regions defined in a multidimensional design layout of an integrated circuit are disclosed. Techniques to extract capacitances exerted on diagonal interconnect lines in an integrated circuit (“IC”) design are also disclosed.
REFERENCES:
patent: 5319743 (1994-06-01), Dutta et al.
patent: 5598559 (1997-01-01), Chaudhuri
patent: 5659725 (1997-08-01), Levy et al.
patent: 5781906 (1998-07-01), Aggarwal et al.
patent: 5845270 (1998-12-01), Schatz et al.
patent: 5857180 (1999-01-01), Halmark et al.
patent: 5937408 (1999-08-01), Shoup et al.
patent: 6073134 (2000-06-01), Shoup et al.
patent: 6085147 (2000-07-01), Mayers
patent: 6108657 (2000-08-01), Shoup et al.
patent: 6226647 (2001-05-01), Venkatasubramanian et al.
patent: 6263339 (2001-07-01), Hirsch
patent: 6292810 (2001-09-01), Richards
patent: 6317750 (2001-11-01), Tortolani et al.
patent: 6567814 (2003-05-01), Bankier et al.
patent: 6591235 (2003-07-01), Chen et al.
patent: 6625611 (2003-09-01), Teig et al.
patent: 6651233 (2003-11-01), Teig et al.
Fontayne & Bowman, “The multiple Storage Radix Hash Tree: An Improved Region Query Data Structure”, Digest of Technical Papers, ICCAD-87, pp. 305-305, undated; place of publication unknown.
Fontayne & Brown, “The multiple Storage Radix Hash Tree; An improved Region Query Data Structure”, Digest of Technical Papers, ICCAD-87, pp. 305-305, undated; place of publication unknown.
Kronmiller Tom
Teig Steven
Cadence Design Systems Inc.
Do Thuan
Stattler Johansen & Adeli LLP
LandOfFree
Methods and apparatus for storing and manipulating diagonal... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and apparatus for storing and manipulating diagonal..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for storing and manipulating diagonal... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3674813