Electrical computers and digital data processing systems: input/ – Input/output data processing – Direct memory accessing
Reexamination Certificate
2008-07-22
2008-07-22
Chen, Alan S. (Department: 2184)
Electrical computers and digital data processing systems: input/
Input/output data processing
Direct memory accessing
C710S023000, C710S024000, C710S025000, C710S026000, C710S027000, C710S028000, C710S065000
Reexamination Certificate
active
07404015
ABSTRACT:
Methods and apparatus are disclosed for processing packets, for example, using a high performance massively parallel packet processing architecture, distributing packets or subsets thereof to individual packet processors and gathering the processed packet or subsets and forwarding the resultant modified or otherwise processed packets, accessing packet processing resources across a shared resource network, accessing packet processing resources using direct memory access techniques, and/or storing one overlapping portion of a packet in a global packet memory while providing a second overlapping portion to a packet processor. In one implementation, the processing of the packet includes accessing one or more processing resources across a resource network shared by multiple packet processing engines. In one implementation, a global packet memory is one of these resources. In one implementation, these resources are accessed using direct memory access (DMA) techniques. In one implementation, a descriptor used in a prior DMA request is modified and then used in a second DMA request.
REFERENCES:
patent: 4491945 (1985-01-01), Turner
patent: 4494230 (1985-01-01), Turner
patent: 4630260 (1986-12-01), Toy et al.
patent: 4734907 (1988-03-01), Turner
patent: 4755986 (1988-07-01), Hirata
patent: 4829227 (1989-05-01), Turner
patent: 4849968 (1989-07-01), Turner
patent: 4893304 (1990-01-01), Giacopelli et al.
patent: 4901309 (1990-02-01), Turner
patent: 5127000 (1992-06-01), Henrion
patent: 5173897 (1992-12-01), Schrodi et al.
patent: 5179551 (1993-01-01), Turner
patent: 5179556 (1993-01-01), Turner
patent: 5229991 (1993-07-01), Turner
patent: 5253251 (1993-10-01), Aramaki
patent: 5260935 (1993-11-01), Turner
patent: 5339311 (1994-08-01), Turner
patent: 5402415 (1995-03-01), Turner
patent: 5450411 (1995-09-01), Heil
patent: 5842040 (1998-11-01), Hughes et al.
patent: 5896501 (1999-04-01), Ikeda et al.
patent: 5905725 (1999-05-01), Sindhu et al.
patent: 5949780 (1999-09-01), Gopinath
patent: 6032190 (2000-02-01), Bremer et al.
patent: 6128666 (2000-10-01), Muller et al.
patent: 7093027 (2006-08-01), Shabtay et al.
patent: 2001/0049744 (2001-12-01), Hussey et al.
patent: 1 085 723 (2001-03-01), None
patent: WO 02/09307 (2002-01-01), None
patent: WO 02/39667 (2002-05-01), None
Jonathan S. Turner, “An Optimal Nonblocking Multicast Virtual Circuit Switch,” Jun. 1994, Proceedings of Infocom, 8 pages.
Chaney et al., “Design of a Gigabit ATM Switch,” Feb. 5, 1996, WUCS-96-07, Washington University, St. Louis, MO, 20 pages.
Turner et al., “System Architecture Document for Gigabit Switching Technology,” Aug. 27, 1998, Ver. 3.5, ARL-94-11, Washington University, St. Louis, MO, 110 pages.
U.S. Appl. No. 10/227,119, filed Aug. 24, 2002, Sukonik et al.
Bettink John H. W.
Eatherton William N.
Sukonik Vitaly
Voloshin Moshe
Zemach Rami
Chen Alan S.
Cisco Technology Inc.
The Law Office of Kirk D. Williams
LandOfFree
Methods and apparatus for processing packets including... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and apparatus for processing packets including..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for processing packets including... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2765828