Methods and apparatus for packaging integrated circuit devices

Details Methods and apparatus for packaging integrated circuit devices Methods and apparatus for packaging integrated circuit devices

2005-12-06

2005-12-06

Nguyen, Cuong (Department: 2811)

Active solid-state devices (e.g., transistors, solid-state diode

Housing or package

C257S676000, C257S686000

Reexamination Certificate

active

06972480

ABSTRACT:
An integrally packaged integrated circuit device including an integrated circuit die including a crystalline substrate having first and second generally planar surfaces and edge surfaces and an active surface formed on the first generally planar surface, at least one chip scale packaging layer formed over the active surface and at least one electrical contact formed over the at least one chip scale packaging layer, the at least one electrical contact being connected to circuitry on the active surface by at least one pad formed on the first generally planar surface.

REFERENCES:
patent: 2507956 (1950-05-01), Bruno et al.
patent: 2851385 (1958-09-01), Spruance et al.
patent: 3981023 (1976-09-01), King et al.
patent: 4259679 (1981-03-01), Knibb et al.
patent: 4279690 (1981-07-01), Dierschke
patent: 4339689 (1982-07-01), Yamanaka et al.
patent: 4551629 (1985-11-01), Carson et al.
patent: 4764846 (1988-08-01), Go
patent: 4794092 (1988-12-01), Solomon
patent: 4797179 (1989-01-01), Watson et al.
patent: 4862249 (1989-08-01), Carlson
patent: 4933601 (1990-06-01), Sagawa et al.
patent: 4984358 (1991-01-01), Nelson
patent: 5104820 (1992-04-01), Go, deceased et al.
patent: 5118924 (1992-06-01), Mehra et al.
patent: 5124543 (1992-06-01), Kawashima
patent: 5126286 (1992-06-01), Chance
patent: 5177753 (1993-01-01), Tanaka
patent: 5250462 (1993-10-01), Sasaki et al.
patent: 5266501 (1993-11-01), Imai
patent: 5266833 (1993-11-01), Capps
patent: 5321303 (1994-06-01), Kawahara et al.
patent: 5500540 (1996-03-01), Jewell et al.
patent: 5526449 (1996-06-01), Meade et al.
patent: 5546654 (1996-08-01), Wojnarowski et al.
patent: 5567657 (1996-10-01), Wojnarowski et al.
patent: 5595930 (1997-01-01), Baek
patent: 5612570 (1997-03-01), Eide et al.
patent: 5657206 (1997-08-01), Pedersen et al.
patent: 5661087 (1997-08-01), Pedersen et al.
patent: 5672519 (1997-09-01), Song et al.
patent: 5675180 (1997-10-01), Pedersen et al.
patent: 5677200 (1997-10-01), Park et al.
patent: 5703400 (1997-12-01), Wojnarowski et al.
patent: 5796370 (1998-08-01), Courtonne et al.
patent: 5814894 (1998-09-01), Igarashi et al.
patent: 5817541 (1998-10-01), Averkiou et al.
patent: 5837566 (1998-11-01), Pedersen et al.
patent: 5849623 (1998-12-01), Wojnarowski et al.
patent: 5857858 (1999-01-01), Gorowitz et al.
patent: 5859475 (1999-01-01), Freyman et al.
patent: 5869353 (1999-02-01), Levy et al.
patent: 5888884 (1999-03-01), Wojnarowski
patent: 5891761 (1999-04-01), Vindasius et al.
patent: 5900674 (1999-05-01), Wojnarowski et al.
patent: 5909052 (1999-06-01), Ohta et al.
patent: 5938452 (1999-08-01), Wojnarowski
patent: 5952712 (1999-09-01), Ikuina et al.
patent: 5965933 (1999-10-01), Young et al.
patent: 5985695 (1999-11-01), Freyman et al.
patent: 5986746 (1999-11-01), Metz et al.
patent: 5993981 (1999-11-01), Askinazi et al.
patent: 6002163 (1999-12-01), Wojnarowski
patent: 6020217 (2000-02-01), Kuisl et al.
patent: 6046410 (2000-04-01), Wojnarowski et al.
patent: 6072236 (2000-06-01), Akram et al.
patent: 6080596 (2000-06-01), Vindasius et al.
patent: 6092280 (2000-07-01), Wojnarowski
patent: 6098278 (2000-08-01), Vindasius et al.
patent: 6124637 (2000-09-01), Freyman et al.
patent: 6134118 (2000-10-01), Pedersen et al.
patent: 6235141 (2001-05-01), Feldman et al.
patent: 6265763 (2001-07-01), Jao et al.
patent: 6548911 (2003-04-01), Yu et al.
patent: 6624505 (2003-09-01), Badehi
patent: 6646289 (2003-11-01), Badehi
patent: 6768190 (2004-07-01), Yang et al.
patent: WO 85/02283 (1985-05-01), None
patent: WO 89/04113 (1989-05-01), None
patent: WO 95/19645 (1995-07-01), None

Affiliated with

Also associated with

Rating

Methods and apparatus for packaging integrated circuit devices does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods and apparatus for packaging integrated circuit devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for packaging integrated circuit devices will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3515879