Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2005-07-05
2005-07-05
Myers, Paul R. (Department: 2112)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S056000
Reexamination Certificate
active
06915372
ABSTRACT:
A data routing mechanism is disclosed. The data routing mechanism includes virtual output queues (VOQs), corresponding to a first input port, that store data to be sent to one of a first and second output port. The data routing mechanism includes VOQs, corresponding to a second input port, that store data to be sent to one of the first and second output port. The data routing mechanism includes a switch fabric that includes a plurality of buffers at crosspoints between the first and second input ports and the first and second output ports. The data routing mechanism includes a first input scheduler that transmits a first data from the VOQs corresponding to the first input port to one of the plurality of buffers based on lengths of the VOQs corresponding to the first input port and a credit state of the plurality of buffers.
REFERENCES:
patent: 5418967 (1995-05-01), Simcoe et al.
patent: 5467347 (1995-11-01), Petersen
patent: 5923656 (1999-07-01), Duan et al.
patent: 6351466 (2002-02-01), Prabhakar et al.
patent: 6359861 (2002-03-01), Sui et al.
patent: 6449283 (2002-09-01), Chao et al.
patent: 6563837 (2003-05-01), Krishna et al.
patent: 6570850 (2003-05-01), Gutierrez et al.
patent: 6629147 (2003-09-01), Grow
patent: 6667984 (2003-12-01), Chao et al.
patent: 02000151624 (2000-05-01), None
patent: 02000349762 (2000-12-01), None
Oki et al., “Scalable Crosspoint Buffering ATM Switch Architecture Using Distributed Arbitration Scheme”, IEEE, 1997, pp. 28-35.
Mekkititkul et al., “A Practical Scheduling Algorithm to Achieve 100% Throughput in Input-Queued Switches” IEEE, 1998, p. 792-799.
McKeown, “The iSLIP Scheduling Algorithm for Input-Queued Switches”, IEEE, 1999, pp. 188-201.
Rojas-Cessa et al. “CIXB-1: Combined Input-One-cell-Crosspoint Buffered Switch”, IEEE, 2001, pp. 324-329.
Hrabik Terry J.
Javidi Tara
Magill Robert B.
Cho Lawrence M.
Myers Paul R.
Tellabs Operations Inc.
LandOfFree
Methods and apparatus for managing traffic through a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and apparatus for managing traffic through a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for managing traffic through a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3383081