Methods and apparatus for low power SRAM

Details Methods and apparatus for low power SRAM Methods and apparatus for low power SRAM

2007-07-10

2007-07-10

Dinh, Son (Department: 2824)

Static information storage and retrieval

Systems using particular element

Flip-flop

C365S203000

Reexamination Certificate

active

11218009

ABSTRACT:
Methods and apparatus provide for pre-charging a bit line and a complementary bit line of an SRAM memory cell of the SRAM memory to a voltage level below a power supply level, Vdd, of the SRAM memory prior to writing data to the memory cell.

REFERENCES:
patent: 5815432 (1998-09-01), Naffziger et al.
patent: 5828612 (1998-10-01), Yu et al.
patent: 6157577 (2000-12-01), McPartland
patent: 6741493 (2004-05-01), Christensen et al.

Affiliated with

Also associated with

Rating

Methods and apparatus for low power SRAM does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods and apparatus for low power SRAM, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for low power SRAM will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3814409