Electrical computers and digital processing systems: processing – Instruction issuing – Simultaneous issuance of multiple instructions
Reexamination Certificate
2005-04-19
2005-04-19
Huynh, Kim (Department: 2182)
Electrical computers and digital processing systems: processing
Instruction issuing
Simultaneous issuance of multiple instructions
C710S022000, C710S023000, C710S024000, C710S025000, C711S219000, C712S024000, C713S001000
Reexamination Certificate
active
06883088
ABSTRACT:
The ManArray processor is a scalable indirect VLIW array processor that defines two preferred architectures for indirect VLIW memories. One approach treats the VIM as one composite block of memory using one common address interface to access any VLIW stored in the VIM. The second approach treats the VIM as made up of multiple smaller VIMs each individually associated with the functional units and each individually addressable for loading and reading during XV execution. The VIM memories, contained in each processing element (PE), are accessible by the same type of LV and XV Short Instruction Words (SIWs) as in a single processor instantiation of the indirect VLIW architecture. In the ManArray architecture, the control processor, also called a sequence processor (SP), fetches the instructions from the SIW memory and dispatches them to itself and the PEs. By using the LV instruction, VLIWs can be loaded into VIMs in the SP and the PEs. Since the LV instruction is supplied by the SP through the instruction stream, when VLIWs are being loaded into any VIM no other processing takes place. In addition, as defined in the ManArray architecture, when the SP is processing SIWs, such as control and other sequential code, the PE array is not executing any instructions. Techniques are provided herein to independently load the VIMs concurrent with SIW or iVLIW execution on the SP or on the PEs thereby allowing the load latency to be hidden by the computation.
REFERENCES:
patent: 5056015 (1991-10-01), Baldwin et al.
patent: 6002880 (1999-12-01), Slavenburg
patent: 6044450 (2000-03-01), Tsushima et al.
patent: 6055619 (2000-04-01), North et al.
patent: 6058474 (2000-05-01), Baltz et al.
patent: 6065106 (2000-05-01), Deao et al.
patent: 6105119 (2000-08-01), Kerr et al.
Barry Edwin Frank
Pechanek Gerald G.
Chen Alan
Huynh Kim
Priest & Goldstein PLLC
PTS Corporation
LandOfFree
Methods and apparatus for loading a very long instruction... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and apparatus for loading a very long instruction..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for loading a very long instruction... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3401722