Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate
2006-06-13
2006-06-13
Cho, James H. (Department: 2819)
Electronic digital logic circuitry
Signal sensitivity or transmission integrity
Bus or line termination
C326S026000
Reexamination Certificate
active
07061266
ABSTRACT:
An impedance calibration circuit in an integrated circuit includes a master current source to force a master current to flow through a first load that is external to the integrated circuit. The master current source includes a stabilized current source to provide a first part of the master current and a first supplementary current source to provide a supplementary part of the master current.
REFERENCES:
patent: 6343024 (2002-01-01), Zabroda
patent: 6768393 (2004-07-01), Song
patent: 6963218 (2005-11-01), Alexander et al.
Cho James H.
Pearl Cohen Zedek Latzer LLP
LandOfFree
Methods and apparatus for improving impedance tolerance of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and apparatus for improving impedance tolerance of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for improving impedance tolerance of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3649245