Methods and apparatus for improving impedance tolerance of...

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C326S026000

Reexamination Certificate

active

07061266

ABSTRACT:
An impedance calibration circuit in an integrated circuit includes a master current source to force a master current to flow through a first load that is external to the integrated circuit. The master current source includes a stabilized current source to provide a first part of the master current and a first supplementary current source to provide a supplementary part of the master current.

REFERENCES:
patent: 6343024 (2002-01-01), Zabroda
patent: 6768393 (2004-07-01), Song
patent: 6963218 (2005-11-01), Alexander et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Methods and apparatus for improving impedance tolerance of... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods and apparatus for improving impedance tolerance of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for improving impedance tolerance of... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3649245

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.