Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2005-10-04
2005-10-04
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C716S030000, C717S136000, C717S141000, C717S160000
Reexamination Certificate
active
06952816
ABSTRACT:
A technique for synthesizing digital circuit designs by incorporating timing convergence and routability considerations. In one aspect, the invention provides a system and programmatic method for generating a circuit design from a functional specification according to at least one design objective. An intermediate representation of the functional specification is formed. The intermediate representation is analyzed for identifying a physical instantiation that will possibly result in unacceptable interconnect delay or congestion. Functional units are allocated from among a plurality of candidate functional units for performing operations of the intermediate representation. Operations are scheduled to occur at specified times on said selected functional units. An architectural representation of the circuit design is formed according to results of scheduling.
REFERENCES:
patent: 5801958 (1998-09-01), Dangelo et al.
patent: 5870308 (1999-02-01), Dangelo et al.
patent: 5963730 (1999-10-01), Toyonaga et al.
patent: 6096092 (2000-08-01), Takahashi et al.
patent: 6216252 (2001-04-01), Dangelo et al.
patent: 6324678 (2001-11-01), Dangelo et al.
patent: 6374403 (2002-04-01), Darte et al.
patent: 6438747 (2002-08-01), Schreiber et al.
patent: 6460173 (2002-10-01), Schreiber
patent: 6463576 (2002-10-01), Tomoda
patent: 6507947 (2003-01-01), Schreiber et al.
patent: 6625797 (2003-09-01), Edwards et al.
patent: 6684376 (2004-01-01), Kerzman et al.
patent: 2004/0068331 (2004-04-01), Cronquist et al.
patent: 2004/0068705 (2004-04-01), Sivaraman et al.
patent: 2004/0068706 (2004-04-01), Sivaraman et al.
patent: 2004/0068708 (2004-04-01), Sivaraman et al.
patent: 2004/0068718 (2004-04-01), Cronquist et al.
John C. Gyllenhaal, Wen-mei W. Hwu, B. Ramakrishna Rau, HMDES version 2.0 specification, Technical Report IMPACT-96-3, University of Illinois at Urbana-Champaign, 1996.
Robert Schreiber, Shail Aditya, Scott Mahlke, Vinod Kathail, B. Ramakrishna Rau, Darren Cronquist, Mukund Sivaraman, PICO-NPA: High-Level Synthesis of Nonprogrammable Hardware Accelerators, HP Labs : Tech Report: HPL-2001-249, Hewlett Packard, Palo Alto, CA, Oct. 16, 2001.
Leiserson, C.E. and J.B. Saxe, “Retiming Synchronous Circuitry,” Systems Research Center of Digital Equipment Corporation in Palo Alto, California (Aug. 20, 1986).
Kirkpatrick, T.I. and N.R. Clark, “PERT as an Aid to Logic Design,” IBM Journal of Research and Development, vol. 10 (1995) pp. 135-141.
Devadas, S., et al. “Computation of Floating Mode Delay in Combinational Logic Circuits: Theory and Algorithms,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 12 (Dec. 1993) pp. 1913-1923.
Charlesworth, A.E. “An Approach to Scientific Array Processing: The Architectural Design of the AP-120B/FPS-164 Family,” Computer, vol. 14, No. 9 (Sep. 1981) pp. 18-27.
Rau, B.R. “Iterative Module Scheduling,” International Journal of Parallel Programming, vol. 24, No. 1 (1996) pp. 3-64.
“Managing Design Complexity with Behavioral Synthesis,” [on-line] [Retrieved on: Sep. 10, 2002] Retrieved from: http://www.synopsis.com/products/beh/syn/beh/syn/br.html (pp. 1-14).
Behavioral Compiler User Guide, Chapter 3, “Optimizing Timing and Area,” pp. 3-1 through 3-78, v. 2000.11.
Malik, S. “Analysis of Cyclic Combinational Circuits,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 13, No. 7 (Jul. 1994) pp. 950-956.
Srinivasan, A. and Sharad Malik, “Practical Analysis of Cyclic Combinational Circuits,” IEEE Custom Integrated Circuits Conference (1996) pp. 381-384.
Schlansker et al., “Acceleration of First and Higher Order Recurrences on Processors with Instruction Level Parallelism,” Lecture in Computer Science, Proceedings of the 6th International Workshop on Languages and Compilers for Parallel Computing, Hewlett-Packard Laboratories (1993) pp. 406-429.
Rau, B.R., “Data Flow and Dependance Analysis for Instruction Level Parallelism,” Lecture Notes in Computer Science, Proceedings of the Fourth International Workshop on Languages and Compilers for Parallel Computing, Hewlett-Packard Laboratories (1991) pp. 236-250.
Kuck et al., “Dependence Graphs and Compiler Optimizations,” Annual Symposium on Principles of Programming Languages, Proceedings of the 8th ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages (1981) pp. 207-218.
Rau, B.R., “Iterative Modulo Scheduling,” HP Labs Technical Report HPL-94-115, Compiler and Architecture Research—Hewlett-Packard (Nov. 1995) pp. 1-67.
Robert Schreiber, Shail Aditya, B. Ramakrishna Rau, Vinod Kathail, Scott Mahlke, Santosh Abraham, Greg Snider, High-Level Synthesis of Nonprogrammable Hardware Accelerators, Tech Report: HPL-2000-31, Hewlett-Packard, Palo Alto, CA, May 15, 2000.
Conquist Darren C.
Gupta Shail Aditya
Rau Anita B.
Schlansker Michael S.
Schreiber Robert S.
Hewlett--Packard Development Company, L.P.
Siek Vuthe
LandOfFree
Methods and apparatus for digital circuit design generation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and apparatus for digital circuit design generation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for digital circuit design generation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3476239