Electrical computers and digital data processing systems: input/ – Input/output data processing – Input/output process timing
Reexamination Certificate
2005-08-23
2005-08-23
Huynh, Kim (Department: 2182)
Electrical computers and digital data processing systems: input/
Input/output data processing
Input/output process timing
C710S052000, C710S029000, C370S229000, C370S230000, C709S233000
Reexamination Certificate
active
06934776
ABSTRACT:
Two timers are used to improve ingress throughput. Decisions to transfer the ingress packets are made based on when the two timers expire. A first timer is used to time how long a first ingress packet waits before it is transferred. When this first timer expires, the all received ingress packets including the first ingress packet are transferred. A second timer is used to time how long to wait for a new ingress packet to be received. The second timer is reset if a new ingress packet is received before expiration of the second timer. When the second timer expires and no new ingress packet is received during the wait, all received ingress packets including the first ingress packet are transferred.
REFERENCES:
patent: 4159517 (1979-06-01), Paradine et al.
patent: 6145010 (2000-11-01), Hiscock et al.
patent: 6188695 (2001-02-01), Przybysz
patent: 6216182 (2001-04-01), Nguyen et al.
patent: 6421348 (2002-07-01), Gaudet et al.
patent: 6728795 (2004-04-01), Farazmandnia et al.
Connor Patrick L.
Eitan Benny
Minnick Linden
Huynh Kim
Intel Corporation
Tran David N.
LandOfFree
Methods and apparatus for determination of packet sizes when... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and apparatus for determination of packet sizes when..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for determination of packet sizes when... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3523570