Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-09-18
2007-09-18
Chiang, Jack (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
10452189
ABSTRACT:
A method for defining and producing a power grid structure (having stripe, rail, and via components) of an IC. The method reduces the number of vias in the power grid structure and the diagonal wiring blockage caused by the vias while still meeting design specifications. Other embodiments provide a method for locating vias in the power grid structure in such a way as to be especially beneficial to 45° or 135° diagonal wiring paths. The method includes processes of a power grid planner, power grid router, power grid verifier, and global signal router that are used iteratively to define and produce a power grid structure. Other embodiments of the invention provide for arrangements of vias in via arrays where diagonal wiring paths are facilitated near the edges of the via arrays. A bounding box enclosing these via arrays have an aspect ratio that is approximately equal to 1.
REFERENCES:
patent: 6086627 (2000-07-01), Bass et al.
patent: 6111756 (2000-08-01), Moresco
patent: 6202191 (2001-03-01), Filippi et al.
patent: 6305000 (2001-10-01), Phan et al.
patent: 6308307 (2001-10-01), Cano et al.
patent: 6385758 (2002-05-01), Kikuchi et al.
patent: 6388332 (2002-05-01), Aggarwal et al.
patent: 6421819 (2002-07-01), Masukawa
patent: 6446245 (2002-09-01), Xing et al.
patent: 6484293 (2002-11-01), Starr
patent: 6538314 (2003-03-01), Buffet et al.
patent: 6553554 (2003-04-01), Dahl et al.
patent: 6581201 (2003-06-01), Cano et al.
patent: 6598206 (2003-07-01), Darden et al.
patent: 6622294 (2003-09-01), Saxena et al.
patent: 6657130 (2003-12-01), Van Dyke et al.
patent: 6675139 (2004-01-01), Jetton et al.
patent: 6701509 (2004-03-01), Aggarwal et al.
patent: 6711727 (2004-03-01), Teig et al.
patent: 6795957 (2004-09-01), Lai et al.
patent: 6880143 (2005-04-01), Yu
patent: 2002/0170020 (2002-11-01), Darden et al.
patent: 2004/0139417 (2004-07-01), Allen et al.
Teig Steven, The X Architecture: not your father's diagonal wiring, Apr. 2002, ACM, pp. 33-37.
Wang Deborah, Novel Routing Schemes for IC layout, Part I: Two-Layer Channel Routing, 1991, ACM/IEEE, pp. 49-53.
Bobba et al., A parameter-driven router, 1986, IEEE, pp. 810-818.
Adeli Law Group
Cadence Design Systems Inc.
Chiang Jack
Doan Nghia M
LandOfFree
Methods and apparatus for defining manhattan power grid... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and apparatus for defining manhattan power grid..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for defining manhattan power grid... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3752241