Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-10-31
2006-10-31
Pert, Evan (Department: 2826)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C703S019000
Reexamination Certificate
active
07131093
ABSTRACT:
In a first aspect, a first method of creating a programmable link delay during cycle simulation of a system is provided. The first method includes the steps of (1) modeling a system for cycle simulation, wherein the system includes (a) a plurality of links; (b) link transmitting logic adapted to transmit data on the plurality of links; (c) link receiving logic adapted to receive data from the plurality of links; and (d) link training logic coupled to the link receiving logic and adapted to compensate for skew between links; and (2) employing delay logic, coupled to the plurality of links, in the modeled system to create a known skew between links during cycle simulation. Numerous other aspects are provided.
REFERENCES:
patent: 6611936 (2003-08-01), Jue et al.
Dugan & Dugan
Pert Evan
LandOfFree
Methods and apparatus for creating a programmable link delay does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and apparatus for creating a programmable link delay, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for creating a programmable link delay will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3669939