Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1996-10-11
1999-07-20
Chan, Eddie P.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
G06F 1208
Patent
active
059268310
ABSTRACT:
A dynamically configured memory controller to prevent speculative memory accesses of non-well behaved memory. Such dynamic configuration of a memory controller may be accomplished by providing to the memory controller guard information associated with memory requests. The memory controller may then prevent speculative memory accesses when the guard information indicates that the memory requests are of non-well behaved memory. The guard information provided to the memory controller may include guard information associated with each memory request provided to the memory controller.
REFERENCES:
patent: 4086629 (1978-04-01), Desyllas et al.
patent: 4928239 (1990-05-01), Baum et al.
patent: 5603010 (1997-02-01), Dodd et al.
patent: 5717931 (1998-02-01), Sapir et al.
patent: 5761708 (1998-06-01), Cherabuddi et al.
patent: 5860107 (1999-01-01), Patel
Motorola, "PowerPC 603 RISC Microprocessor User's Manual", 1994, P 5-10 to 5-14.
Dieffenderfer James N.
Revilla Juan Guillermo
Sartorius Thomas Andrew
Schaffer Mark Michael
Chan Eddie P.
Ellis Kevin L.
International Business Machines - Corporation
McConnell Daniel E.
Phillips Steven B.
LandOfFree
Methods and apparatus for control of speculative memory accesses does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and apparatus for control of speculative memory accesses, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for control of speculative memory accesses will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1331911