Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
1997-09-08
2001-05-08
Smith, Matthew (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
Reexamination Certificate
active
06230305
ABSTRACT:
FIELD OF THE INVENTION
The present invention is directed to methods and apparatus for developing schematic diagrams. More particularly, the present invention is directed to methods and apparatus for developing schematic diagrams by using a computerized system which allows a user to create and subsequently modify and extract information from a set of configurable schematics with computer-aided engineering applications.
BACKGROUND OF THE INVENTION
The cost of designing and producing circuits is expensive. Accordingly, engineers need to ensure that the circuits they are designing function as desired. A number of computer applications have been developed which allow design engineers to test their circuits prior to actually incurring the cost of production. Some of these computer-aided engineering applications are based on “SPICE,” which was first developed by the University of California at Berkeley and later refined by a number of institutions, including the Georgia Institute of Technology. The SPICE-based applications provide design engineers with the necessary tools to create, test, and simulate circuits on a computer.
Different levels or stages of the circuit design process require different schematic diagrams. For example, a design engineer may use a “closed-loop” schematic during a development stage, while a production engineer may use a “production” schematic. Further, a test engineer may create a number of schematics to test a circuit according to different sets of stimuli and load conditions. Although the schematics are associated with the same core circuit and may incorporate a number of the same components, each of the schematics will include a number of elements unique to that particular schematic incarnation.
A long-standing problem in electrical and mechanical circuit design is the conflict between the needs of the design engineer and the needs of the production engineer. A design engineer uses electronic design automation (EDA) tools to create a circuit that meets desired specifications. During the design process, the design engineer builds multiple configurations of the circuit. The operation of the circuit is simulated, with parasitic components and stimuli added to modify the simulation. In a top-down design methodology, different levels of abstraction are inserted for different circuit components. In addition, various aspects of electrical behavior are modeled, resulting in different component and simulation configurations. This entire design process results in a schematic diagram which is confusingly cluttered and includes circuitry and data not necessary for production. When the circuit is finalized and ready for production, the schematic needs to be redrawn for or by the production engineer. The redrawing of the schematic is accompanied by a high probability of incurring a transcription error. Any error carried through to the production stage is extremely expensive and burdensome to correct. In addition, any change which is made to one component of the circuit needs to be propagated through all of the different schematics variations which contain that component; accordingly, each of the schematics needs to be re-edited which is expensive, time consuming, and inherent with a probability of error.
One of the conventional approaches to overcoming this problem has been to hide the many auxiliary configurations and variations of the circuit in “subcircuits.” Although this approach may function for hierarchical schematic entry, or for extending individual component models, it does not solve the problem of adding test equipment to the circuit, adding different stimuli inputs, or dealing with multiple simulation scenarios.
Accordingly, in view of the foregoing, it is an object of the present invention to provide methods and apparatus which eliminate many of the drawbacks associated with conventional computer-aided engineering applications.
It is an additional object of the present invention to provide a computerized schematic drawing system which allows a user to create and modify a set of schematic diagrams for one or more designs and which substantially eliminates errors and inconsistencies between multiple schematics associated with a common circuit.
SUMMARY OF THE INVENTION
These and other objects are achieved by a computerized schematic drawing system of the present invention. The drawing system allows a user to create a set of schematic diagrams or “configurations.” Each of the configurations may contain one or more schematic layers. Each of the layers may contain information intended to be displayed for viewing or processing. This information may include schematic symbols, interconnections between schematic symbols, and other associated information. The drawing system includes an input mechanism, a display, and processing hardware. The input mechanism may receive a number of different types of information, including the display information associated with each of the layers. The input mechanism may also receive information programmatically. The input mechanism also receives layer assignment information which specifies a layer to which the display information belongs, and configuration assignment information which specifies which layers it contains. In addition, the input mechanism may receive control information which specifies other functions of the drawing system. The display may selectively display the configurations and the layers when created and/or modified, if desired. The processing hardware manages all of the information received or generated by the input mechanism and causes the display to selectively display the configurations and the layers that are created.
One of the advantages of the present invention is that a user is able to modify one of the layers and automatically propagate the change throughout each of the configurations which contains the modified layer. This feature substantially eliminates transcription errors which may occur in conventional computer-aided engineering applications. Another advantage of the invention is that a user may selectively highlight any one of the layers which comprise a displayed configuration. This allows the user to graphically or visually determine the contents of each of the layers within any of the configurations. It also allows a user to determine to which layer a particular component belongs.
Other aspects, features, and advantages of the present invention will become apparent to those persons having ordinary skill in the art to which the present invention pertains from the following description taken in conjunction with the accompanying drawings.
REFERENCES:
patent: 4656603 (1987-04-01), Dunn
patent: 4675832 (1987-06-01), Robinson et al.
patent: 4813013 (1989-03-01), Dunn
patent: 4829446 (1989-05-01), Draney
patent: 4878179 (1989-10-01), Larsen et al.
patent: 4965741 (1990-10-01), Winchell et al.
patent: 5019992 (1991-05-01), Brown et al.
patent: 5111413 (1992-05-01), Lazansky et al.
patent: 5164911 (1992-11-01), Juran et al.
patent: 5278769 (1994-01-01), Bair et al.
patent: 5325309 (1994-06-01), Halaviati et al.
patent: 5463563 (1995-10-01), Bair et al.
patent: 5471399 (1995-11-01), Tanaka et al.
patent: 5544067 (1996-08-01), Rostoker et al.
patent: 5623418 (1997-04-01), Rostoker et al.
patent: 5629857 (1997-05-01), Brennan
patent: 5721959 (1998-02-01), Nakamura et al.
patent: 5787268 (1998-07-01), Sugiyama et al.
patent: 5801958 (1998-09-01), Dangelo et al.
patent: 5889677 (1999-03-01), Yasuda et al.
Goodall, S. Analog/Mixed Signal Fault Diagnosis Algorithm and Tool Review, AutoTestCon Proceedings 1994, 351-359, USA.
Simpson, W.R. and Sheppard, J.W. Fault Isolation in an Integrated Diagnostic Environment, IEEE Design & Test, Mar. 1993, 52-66, vol. 10, No. 1, USA.
Pan, C.Y. and Cheng, K.T. Test Generation for Linear, Time Invariant Analog Circuits 3th IEEE Intl. Mixed-Signal Testing Workshop, Jun. 3-6, 1997, 93-100, USA.
Dill, H. A Comparison of Conventional and Inference Model Based TPS Development Processes, AutoTestCon, 1995, 160-168. USA.
Dill, H., Bratton, K., Sparr, C., and Pitzen, L. Applicati
Blakely , Sokoloff, Taylor & Zafman LLP
Garbowski Leigh Marie
Intusoft
Smith Matthew
LandOfFree
Methods and apparatus for configuring schematic diagrams does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and apparatus for configuring schematic diagrams, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for configuring schematic diagrams will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2504871