Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Patent
1999-03-16
2000-07-25
Tokar, Michael
Electronic digital logic circuitry
Clocking or synchronizing of logic stages or gates
Field-effect transistor
326 15, 326119, H03K 19096, H03K 19094, H03K 1920, H03K 19003
Patent
active
060940727
ABSTRACT:
In brief, methods and apparatus are provided for bipolar elimination in silicon-on-insulator (SOI) domino circuits. Apparatus for bipolar elimination in silcon-on-insulator (SOI) domino circuit includes a domino silicon-on-insulator (SOI) field effect transistor. An input is coupled to the domino silicon-n-insulator (SOI) field effect transistor. A predischarging device is coupled to said domino silicon-on-insulator (SOI) field effect transistor. The predischarging device is activated during a precharge mode of the domino circuit, so that the SOI parasitic bipolar transistor is not activated. A dynamic input circuit couples the input to the domino silicon-on-insulator (SOI) field effect transistor. The output of the dynamic input circuit is low during the precharge mode. The output of the dynamic input circuit corresponds to the input during the evaluate mode. The output of the dynamic input circuit is used to gate the predischarging device.
REFERENCES:
patent: 5146115 (1992-09-01), Benhamida
patent: 5204562 (1993-04-01), Pace
patent: 5440243 (1995-08-01), Lyon
patent: 5483181 (1996-01-01), D'Souza
patent: 5594371 (1997-01-01), Douseki
patent: 5686735 (1997-11-01), Sim
patent: 5774411 (1998-06-01), Hsieh et al.
patent: 5859547 (1999-01-01), Tran et al.
Research Disclosure, "Pre-Discharge Technique to Improve Noise Immunity on Silicon-on-Insulator (SOI) Domino Circuits", by Anonymous, Apr. 1998, pp. 496-497.
Davies Andrew Douglas
Storino Salvatore N.
Tran Jeff V.
Williams Robert Russell
International Business Machines - Corporation
Pennington Joan
Tokar Michael
Wamsley Patrick
LandOfFree
Methods and apparatus for bipolar elimination in silicon-on-insu does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and apparatus for bipolar elimination in silicon-on-insu, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for bipolar elimination in silicon-on-insu will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1339136