Methods and apparatus for balancing memory access latency...

Details Methods and apparatus for balancing memory access latency... Methods and apparatus for balancing memory access latency...

2007-01-16

2007-01-16

Kim, Matthew (Department: 2186)

Electrical computers and digital processing systems: memory

Storage accessing and control

Memory configuring

C711S167000

Reexamination Certificate

active

10731996

ABSTRACT:
A method and apparatus for balancing memory access latency and bandwidth is generally described. In accordance with one example embodiment of the invention, a method comprising determining at least one characteristic of a memory request, and selectively leaving an accessed memory page open after a memory access based, at least in part, on the at least one characteristic for the memory request, to balance memory access latency and bandwidth of a subsequent memory request(s).

REFERENCES:
patent: 6378049 (2002-04-01), Stracovsky et al.
patent: 2002/0052798 (2002-05-01), Nishikado et al.

Affiliated with

Also associated with

Rating

Methods and apparatus for balancing memory access latency... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods and apparatus for balancing memory access latency..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for balancing memory access latency... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3730248