Methods and apparatus for allocating DMA activity between a...

Details Methods and apparatus for allocating DMA activity between a... Methods and apparatus for allocating DMA activity between a...

2011-03-29

2011-03-29

Kindred, Alford W (Department: 2181)

Electrical computers and digital data processing systems: input/

Input/output data processing

Direct memory accessing

C710S028000, C710S040000

Reexamination Certificate

active

07917667

ABSTRACT:
A system and method are disclosed which may include providing a processor operable to request an ongoing processor operation DMA communication task; providing at least one data transfer device operable to request a defined-content DMA communication task; providing a memory operable to conduct DMA communication with the processor and the at least one data transfer device over at least one data bus, the DMA communication having a bandwidth; and allocating the DMA communication bandwidth between the processor operation DMA communication task and the defined-content DMA communication task.

REFERENCES:
patent: 6070212 (2000-05-01), Yasuda et al.
patent: 6526491 (2002-09-01), Suzuoki et al.
patent: 7213084 (2007-05-01), Ogilvie et al.
patent: 7506123 (2009-03-01), Labour et al.
patent: 2002/0129181 (2002-09-01), Lahiri et al.
patent: 2003/0005524 (2003-01-01), Hayes et al.
patent: 2006/0048150 (2006-03-01), Huang et al.
patent: 2006/0155893 (2006-07-01), Bottemiller et al.

Affiliated with

Also associated with

Rating

Methods and apparatus for allocating DMA activity between a... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods and apparatus for allocating DMA activity between a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for allocating DMA activity between a... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2767664