Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate
2005-08-30
2005-08-30
Le, Don (Department: 2819)
Electronic digital logic circuitry
Signal sensitivity or transmission integrity
Bus or line termination
C326S083000
Reexamination Certificate
active
06937058
ABSTRACT:
An integrated circuit, comprising: at least one main circuit operable to perform one or more functions, and including at least one I/O node for receiving or transmitting an operating signal; an active termination circuit having first and second MOSFETs of the same type coupled in series across a Vdd node of a first source potential and a Vss node of a second source potential, the at least one I/O node being coupled to a common node between the first and second MOSFETs; and a control circuit operable to bias the first and second MOSFETs such that they exhibit a controlled impedance at the common node.
REFERENCES:
patent: 3937988 (1976-02-01), DeClue et al.
patent: 5361005 (1994-11-01), Slattery et al.
patent: 5467455 (1995-11-01), Gay et al.
patent: 6100713 (2000-08-01), Kalb et al.
patent: 6323675 (2001-11-01), Whitworth et al.
patent: 6351138 (2002-02-01), Wong
patent: 6642741 (2003-11-01), Metz et al.
patent: 6720795 (2004-04-01), Partow et al.
Kiehl Oliver
Viehmann Hans-Heinrich
Infineon - Technologies AG
Le Don
Slater & Matsil L.L.P.
LandOfFree
Methods and apparatus for active termination of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and apparatus for active termination of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for active termination of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3521143