Methodology for fixing Qcrit at design timing impact

Details Methodology for fixing Qcrit at design timing impact Methodology for fixing Qcrit at design timing impact

2005-10-11

2005-10-11

Smith, Matthew (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000

Reexamination Certificate

active

06954916

ABSTRACT:
A method and system for simulating an integrated circuit. The method includes the steps of performing a timing analysis of the circuits to ensure that they meet specified timing criteria, performing soft error analysis of the circuits to determine whether they meet specified soft error criteria, and improving those circuits that fail the soft error analysis to improve their resistance to soft errors and having no degradation on timing. Preferably, the improving step includes the step of improving those circuits that fail the soft error analysis by either having an additional voltage source or altering the capacitance of the circuits.

REFERENCES:
patent: 5396169 (1995-03-01), Buehler et al.
patent: 5400270 (1995-03-01), Fukui et al.
patent: 5671148 (1997-09-01), Urano et al.
patent: 5787008 (1998-07-01), Pullela et al.
patent: 5850145 (1998-12-01), Burroughs et al.
patent: 5936867 (1999-08-01), Ashuri
patent: 5974247 (1999-10-01), Yonezawa
patent: 5982691 (1999-11-01), Shabde et al.
patent: 6041169 (2000-03-01), Brennan
patent: 6090152 (2000-07-01), Hayes et al.
patent: 6204516 (2001-03-01), Shabde et al.
patent: 6249901 (2001-06-01), Yuan et al.
patent: 6253352 (2001-06-01), Hanriat et al.
patent: 6304998 (2001-10-01), Kamiya et al.
patent: 6351151 (2002-02-01), Kumar et al.
patent: 6608512 (2003-08-01), Ta et al.
patent: 2003/0234430 (2003-12-01), Friend et al.
patent: 2004/0168134 (2004-08-01), Prasad
McPartland, “Circuit Simulations of Alpha-Particle-InducedSoft Errors in MOS Dynamic RAMs” Feb. 1981, IEEE Journal of Solid State Circuits, vol. 16, iss. 1, pp. 31-34.
Lage et al., “Soft Error Rate and Stored Charge Requirements in Advanced High-Density SRAMS”, Dec. 1993, IEEE Internation Electron Devices Meeting, Technical Digest, pp. 821-824.
Anghel et al., “Evaluation of a Soft Error Tolerance Technique Based on Time and/or Space Redundancy”, Sep. 2000, IEEE 13 Symposium on Integrated Circuits and Systems Designs, pp. 237-242.
Degalahal et al., “Analyzing Soft Errors in Leakage Optimized SRAM Design”, Jan. 2003, IEEE 16thInternational Conference on VLSI Design, Proceedings, pp. 227-233.
Nguyen et al., “A Systematic Approach to SER Estimation and Solutions”, Apr. 2003, IEEE 41stAnnual International Reliability Physics Symposium Proceedings, pp. 60-70.
Chan, Technique for Reducing Personalized Array Soft Errors', Research Disclosure, Kenneth Mason Publications Ltd, England, Oct. 1989, No. 306.
Jarvela, et al., “MLC Design to Limit Soft Error Fails”, IBM Technical Disclosure Bulletin, vol. 27, No. 2, Jul. 1984, pp. 1343-1344.
Geppert et al., “CMOS DRAM Design Layout to Improve Soft Error Immunity”, IBM Technical Disclosure Bulletin, vol. 34, No. 4B, Sep. 1991, pp. 27-28.
Dai, et al., “Alpha-SER Modeling & Simulation for Sub-0.25μm CMOS Technology”, 1999 Symposium on VLSI Technology Digest of Technical Papers, pp. 81-82.

Affiliated with

Also associated with

Rating

Methodology for fixing Qcrit at design timing impact does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methodology for fixing Qcrit at design timing impact, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methodology for fixing Qcrit at design timing impact will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3466485