Methodology for coordinating and tuning application power

Details Methodology for coordinating and tuning application power Methodology for coordinating and tuning application power

2007-02-06

2007-02-06

Lee, Thomas (Department: 2115)

Electrical computers and digital processing systems: support

Computer power control

C713S340000

Reexamination Certificate

active

10461289

ABSTRACT:
Methods and systems are provided for developing a power management strategy for an application as the application is developed. These methods and systems broadly provide for building the application incorporating a power management module operable to provide several power management methods, capturing power consumption data of the application as it is executed on a target system, accepting modifications to the application to use one or more of the power management methods, and repeating these steps as needed. A power scaling library may also be incorporated in the application and the application may be modified to use the dynamic frequency and voltage scaling functionality provided by the power scaling library.

REFERENCES:
patent: 5201059 (1993-04-01), Nguyen
patent: 5383137 (1995-01-01), Burch
patent: 5812860 (1998-09-01), Horden et al.
patent: 6002878 (1999-12-01), Gehman et al.
patent: 6049879 (2000-04-01), Davis et al.
patent: 6125334 (2000-09-01), Hurd
patent: 6131166 (2000-10-01), Wong-Insley
patent: 6205555 (2001-03-01), Kageshima et al.
patent: 6321341 (2001-11-01), Kamijo et al.
patent: 6477683 (2002-11-01), Killian et al.
patent: 6519707 (2003-02-01), Clark et al.
patent: 6609208 (2003-08-01), Farkas et al.
patent: 6976178 (2005-12-01), Kissell
patent: 2002/0049929 (2002-04-01), Tzeng
patent: 2002/0083355 (2002-06-01), Clark et al.
patent: 2002/0188877 (2002-12-01), Buch
patent: 2003/0033564 (2003-02-01), Swoboda
Simunie et al., “Source Code Optimization and Profiling of Energy Consumption in Embedded Systems”, ISSS pp. 193-198, 2000.
Thomas Martin et al. “Environment for energy profiling of DSP applications”, ICSPAT2000, Dallas, Texas, USA, Oct. 16-19, 2000.
Jiong Luo, et al.;Battery-Aware Static Scheduling for Distributed Real-Time Embedded System, Dept. of Electrical Eng., Princeton Univ., Princeton, NJ, DAC 2001, Jun. 18-22, 1002, Las Vegas, NV, US, 2001 ACM 1-58113-297-2/01/0006; 6 pgs.
Seongsoo Lee, et al.;Run-Time Power Control Scheme Using Software Feedback Loop for Low-Power Real-Time Applications, Ctr. For Collaborative Research and Institute of Industrial Science, Univ. of Tokyo, 2000 IEEE ISBN 0-7803-5974-7, pp. 381-386.
Luca Benini, et al.;System-Level Power Optimization: Techniques and Tools, ISLPED99, San Diego, CA, USA, 1999 ACM 1-58113-133-X/99/0008, pp. 288-293.
Seongsoo Lee, et al.;Run-Time Voltage Hopping for Low-Power Real-Time Systems, Ctr. For Collaborative Research and Institute of Industrial Science, Univ. of Tokyo, 2000 ACM 1-58113-188-7/00/00006; pp. 806-809.
Tom Halfhill,Intel Spills the Beans About Banias—New Mobile CPU and Chip Set Have Numerous Power-Saving Features, Microprocessor, Special Expanded Issue Covering Microprocessor Forum 2002, vol. 16, Archive 11, Nov. 2002, pp. 4-10.
Gang Quan, et al.;Energy Efficient Fixed-Priority Scheduling for Real-Time Systems on Variable Voltage Processors, Dept. of Computer Science and Eng., Univ. of Notre Dame, Notre Dame, IN, USA, DAC 2001, Jun. 18-22, 1002, Las Vegas, NV, US, 2001 ACM 1-58113-297-2/01/0006; 6 pgs.
Texas Instruments Incorporated,Application Report: Analyzing Target System Energy Consumption in Code Composer Studio™ IDE, Software Development Systems, pp. 1-12A.
Dongkun Shin, et al.;Intra-Task Voltage Scheduling for Low-Energy Hard Real-Time Applications, IEEE Design & Test of Computers, Voltage Scheduling for Applications, Mar.-Apr. 2001, 0740-7475/01, 2001 IEEE, pp. 20-30.
Texas Instruments Incorporated,SCAA035B, Jun. 1997: CMOS Power Consumption and CpdCalculation, Software Development Systems, 16 pgs.
Amit Sinha, et al.;Energy Efficient Real-Time Scheduling, Mass. Inst. Of Technology, Presentation, 19 pgs.
Intel,Intel® PCA Power Management, Software Design Guide, Sep. 4, 2002, Rev. 1.0, Doc. No. 251797, 72 pgs.
Texas Instruments Incorporated,Application Report: Calculation of TMS320LC54x Power Dissipation, Digital Signal Processing Solutions, 1997, 62 pgs.

Affiliated with

Also associated with

Rating

Methodology for coordinating and tuning application power does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methodology for coordinating and tuning application power, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methodology for coordinating and tuning application power will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3843510