Method to shrink cell size in a split gate flash

Semiconductor device manufacturing: process – Chemical etching – Combined with coating step

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S719000, C438S723000, C438S724000, C438S753000, C438S756000, C438S757000, C438S770000, C257S314000, C257S315000, C257S316000

Reexamination Certificate

active

07030020

ABSTRACT:
A new method to form MOS gates in an integrated circuit device is achieved. The method comprises forming a dielectric layer overlying a substrate. A polysilicon layer is formed overlying the dielectric layer. A patterned masking layer with an opening is formed overlying the polysilicon layer. Through the opening, the polysilicon layer is oxidized to form a first silicon oxide layer at the bottom of the opening. Thereafter the masking layer is removed and the polysilicon layer is exposed. The exposed polysilicon layer is then etched through using the first silicon oxide layer as a mask to form MOS floating gates. The first silicon oxide layer is then removed. A second conductor layer is then deposited overlying the MOS floating gates for forming control gates.

REFERENCES:
patent: 5643814 (1997-07-01), Chung
patent: 5915178 (1999-06-01), Chiang et al.
patent: 6159801 (2000-12-01), Hsieh et al.
patent: 6326660 (2001-12-01), Lin et al.
patent: 6380583 (2002-04-01), Hsieh et al.
patent: 6403494 (2002-06-01), Chu et al.
patent: 6441429 (2002-08-01), Hsieh et al.
patent: 6486032 (2002-11-01), Lin et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method to shrink cell size in a split gate flash does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method to shrink cell size in a split gate flash, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method to shrink cell size in a split gate flash will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3539684

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.