Method to reduce variation in LDD series resistance

Details Method to reduce variation in LDD series resistance Method to reduce variation in LDD series resistance

2000-09-27

2003-03-18

Smith, Matthew (Department: 2825)

Semiconductor device manufacturing: process

Introduction of conductivity modifying dopant into...

C438S522000, C438S439000, C438S448000, C438S452000, C438S769000, C438S775000, C438S786000, C257S408000, C257S410000, C257S411000, C257S336000

Reexamination Certificate

active

06534388

ABSTRACT:

BACKGROUND OF THE INVENTION
(1) Field of Invention
The present invention relates to methods used to fabricate semiconductor devices and more specifically to methods used to control the series resistance of lightly doped source and drain, (LDD), regions.
(2) Description of Prior Art
Metal oxide semiconductor field effect transistor, (MOSFET), devices can be fabricated as N channel, or P channel devices. The P channel, or PMOS devices feature P type, LDD regions as well as P type doped, polysilicon gate structures. These P type regions, comprised with boron ions, can however experience decreased boron concentration during thermal cycles encountered during subsequent processing sequences. The affinity of boron for silicon oxide, can result in boron, located in the polysilicon gate structure, or in the LDD region, diffusing from these regions to adjacent silicon oxide regions, such as pad oxides on the LDD region or silicon oxide spacers on the polysilicon gate structures, during subsequent anneal cycles.
The present invention will describe several solutions for reducing the diffusion of boron from both P type polysilicon gate structures, as well as from P type, LDD regions, into adjacent silicon oxide regions, thus reducing the risk of increased LDD resistance, which can result from the unwanted boron diffusion phenomena. Prior art, such as Chao et al, in U.S. Pat. No. 5,629,221, offer a process of implanting nitrogen, through a polysilicon layer, to form a barrier layer to prevent boron out diffusion, at a gate insulator interface. The present invention will offer solutions to the boron diffusion phenomena which however will not involve the gate oxide layer, thus not risk compromising gate oxide integrity.
SUMMARY OF THE INVENTION
It is an object of this invention to retard boron out diffusion from a P type polysilicon gate structure, and from P type, LDD regions, via formation of a monolayer of silicon nitride at the interface of the LDD or polysilicon gate-silicon oxide interface, accomplished via a plasma nitridation procedure performed after a polysilicon reoxidation procedure.
It is another object of this invention to retard boron out diffusion from a P type polysilicon gate structure, and from P type, LDD regions, via formation of a silicon oxynitride formed on the surface of the P type, polysilicon gate structure, and on the surface of the P type LDD regions, via introduction of a nitrogen source during the polysilicon reoxidation procedure.
It is yet another object of this invention to retard boron out diffusion from a P type polysilicon gate structure, and from P type, LDD regions, via deposition of a thin silicon nitride layer on the surface of the oxide formed after the polysilicon reoxidation procedure.
In accordance with the present invention methods used to form a nitrogen containing layer, used to retard diffusion of boron from P type polysilicon gate structures, and from P type, LDD regions, into adjacent silicon oxide layers, are described. A first method features a polysilicon reoxidation procedure resulting in the formation of a silicon oxide layer on the surfaces of a P type polysilicon gate structure, and on the surface of P type, LDD regions. An RF plasma treatment is then performed using a nitrogen source, to form a silicon nitride monolayer at the interface of the silicon oxide-polysilicon gate, or LDD region. A second method used to retard boron diffusion from the P type elements is the addition of a nitrogen, to the ambient used for the polysilicon reoxidation procedure, resulting in a silicon oxynitride layer, on the surfaces of the P type polysilicon gate structure and on the surfaces of the P type LDD regions. A third method used to retard boron out diffusion is the chemical vapor deposition of a thin silicon nitride layer on the surface of a polysilicon oxide layer, formed on the exposed surfaces of the P type polysilicon gate structure, and the P type LDD regions. An overlying silicon oxide layer is then formed via chemical vapor deposition procedures, using tetraethylorthosilicate, (TEOS), as a source, followed by the formation of an overlying thick silicon nitride insulator spacer. Heavily doped, P type source/drain regions are then defined via ion implantation procedures, using the thick insulator spacer as a mask.


REFERENCES:
patent: 5629221 (1997-05-01), Chao et al.
patent: 5648287 (1997-07-01), Tsai et al.
patent: 5693550 (1997-12-01), Torii
patent: 5811343 (1998-09-01), Wann et al.
patent: 5976991 (1999-11-01), Laxman et al.
patent: 6144071 (2000-01-01), Gardner et al.
patent: 6037639 (2000-03-01), Ahmad
patent: 6069398 (2000-05-01), Kadosh et al.
patent: 6103580 (2000-08-01), Guo
patent: 6136636 (2000-10-01), Wu
patent: 6207538 (2001-03-01), Pan et al.
patent: 6245689 (2001-06-01), Hao et al.
patent: 6303479 (2001-10-01), Snyder
patent: 6323094 (2001-11-01), Wu
patent: 6323519 (2001-11-01), Gardner et al.
patent: 2002/0004294 (2002-01-01), Gardner et al.
Wu et al. “High-performance polysilicon contacted shallow junctions formed by stacked amorphous silicon films” IEEE electron device letters vol. 13 No. 1 1/92 p. 23-25.*
Krooshof et al. “Study of the rapid thermal nitridation and silicidation of Ti using elastic recoil detection /Ti on Sio2” Journ. of App. Phys. vol. 63 No. 10 May 15, 1988 p. 5110-14.

Affiliated with

Also associated with

Rating

Method to reduce variation in LDD series resistance does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method to reduce variation in LDD series resistance, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method to reduce variation in LDD series resistance will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3051556