Semiconductor device manufacturing: process – Forming bipolar transistor by formation or alteration of... – Having heterojunction
Reexamination Certificate
2011-04-12
2011-04-12
Lindsay, Jr., Walter L (Department: 2812)
Semiconductor device manufacturing: process
Forming bipolar transistor by formation or alteration of...
Having heterojunction
C438S320000, C257SE21371, C257SE21131
Reexamination Certificate
active
07923340
ABSTRACT:
The invention, in one aspect, provides a method for fabricating a semiconductor device. In one aspect, the method provides for a dual implantation of a tub of a bipolar transistor. The tub in bipolar region is implanted by implanting the tub through separate implant masks that are also used to implant tubs associated with MOS fabricate different voltage devices in a non-bipolar region during the fabrication of MOS transistors.
REFERENCES:
patent: 5350939 (1994-09-01), Honda et al.
patent: 5838048 (1998-11-01), Hirai et al.
patent: 6184094 (2001-02-01), Goto
patent: 2003/0001234 (2003-01-01), Fujii
patent: 2006/0131693 (2006-06-01), Kim
patent: 0451632 (1991-03-01), None
patent: 0708482 (1995-10-01), None
patent: 0948046 (1999-03-01), None
patent: 2008100312 (2008-08-01), None
PCT Search Report dated Oct. 22, 2007 for PCT/US2007/062100; 4 Pages.
Chen Alan S.
Dyson Mark
Rossi Nace M.
Singh Ranbir
Yuan Xiaojun
Agere Systems Inc.
Lindsay, Jr. Walter L
LandOfFree
Method to reduce collector resistance of a bipolar... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method to reduce collector resistance of a bipolar..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method to reduce collector resistance of a bipolar... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2671329