Electrical computers and digital data processing systems: input/ – Input/output data processing – Direct memory accessing
Reexamination Certificate
2004-03-25
2010-02-02
Patel, Niketa I (Department: 2181)
Electrical computers and digital data processing systems: input/
Input/output data processing
Direct memory accessing
C710S023000, C710S024000, C710S025000, C710S026000, C710S027000, C710S028000
Reexamination Certificate
active
07657667
ABSTRACT:
The present invention provides a method and a system for providing cache management commands in a system supporting a DMA mechanism and caches. A DMA mechanism is set up by a processor. Software running on the processor generates cache management commands. The DMA mechanism carries out the commands, thereby enabling the software program management of the caches. The commands include commands for writing data to the cache, loading data from the cache, and for marking data in the cache as no longer needed. The cache can be a system cache or a DMA cache.
REFERENCES:
patent: 5822616 (1998-10-01), Hirooka
patent: 5890271 (1999-04-01), Bromley et al.
patent: 5893165 (1999-04-01), Ebrahim
patent: 5953538 (1999-09-01), Duncan et al.
patent: 6178533 (2001-01-01), Chang
patent: 6182111 (2001-01-01), Inohara et al.
patent: 6205409 (2001-03-01), Zvonar
patent: 6219759 (2001-04-01), Kumakiri
patent: 6247094 (2001-06-01), Kumar et al.
patent: 6401193 (2002-06-01), Afsar et al.
patent: 6427201 (2002-07-01), Ohba
patent: 6526491 (2003-02-01), Suzuoki et al.
patent: 6636906 (2003-10-01), Sharma et al.
patent: 6658537 (2003-12-01), Hughes et al.
patent: 6681296 (2004-01-01), Liao et al.
patent: 6693846 (2004-02-01), Fibranz
patent: 6697916 (2004-02-01), Lasserre et al.
patent: 6711650 (2004-03-01), Bohrer et al.
patent: 6738881 (2004-05-01), Ollivier et al.
patent: 6842822 (2005-01-01), Snyder et al.
patent: 6874039 (2005-03-01), Ganapathy et al.
patent: 6950902 (2005-09-01), Sakai et al.
patent: 7010626 (2006-03-01), Kahle
patent: 7114042 (2006-09-01), Day et al.
patent: 7200689 (2007-04-01), Kahle
patent: 2001/0003838 (2001-06-01), Hornung et al.
patent: 2002/0038393 (2002-03-01), Ganapathy et al.
patent: 2003/0154349 (2003-08-01), Berg et al.
patent: 2004/0193754 (2004-09-01), Kahle
patent: 2005/0027899 (2005-02-01), Kahle
patent: 2005/0033874 (2005-02-01), Futral et al.
patent: 2005/0210204 (2005-09-01), Yamazaki
patent: 2001-109723 (2001-04-01), None
patent: 2004-326633 (2004-11-01), None
“Microsoft Computer Dictionary : Fifth Edition,” 2002, Microsoft Press, Fifth edition, p. 162.
“PowerPC Architecture”, International Business Machines Corporation, First Edition, International Thomson Publishing Japan, Dec. 20, 1995, pp. 300-303, 380-381 (in Japanese).
Johns Charles Ray
Kahle James Allan
Liu Peichun Peter
Truong Thuong Quang
International Business Machines - Corporation
Lee Chun-Kuan
Patel Niketa I
Talpis Matthew B.
Tkacs Stephen R.
LandOfFree
Method to provide cache management commands for a DMA... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method to provide cache management commands for a DMA..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method to provide cache management commands for a DMA... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4207742