Electrical computers and digital processing systems: memory – Storage accessing and control – Shared memory area
Reexamination Certificate
2006-09-26
2006-09-26
Elmore, Reba I. (Department: 2189)
Electrical computers and digital processing systems: memory
Storage accessing and control
Shared memory area
C711S118000, C711S163000
Reexamination Certificate
active
07114042
ABSTRACT:
The present invention provides for atomic update primitives in an asymmetric single-chip heterogeneous multiprocessor computer system having a shared memory with DMA transfers. At least one lock line command is generated from a set comprising a get lock line command with reservation, a put lock line conditional command, and a put lock line unconditional command.
REFERENCES:
patent: 5727172 (1998-03-01), Eifert et al.
patent: 5822588 (1998-10-01), Sterling et al.
patent: 6493741 (2002-12-01), Emer et al.
patent: 6578033 (2003-06-01), Singhal et al.
patent: 0135927 (1998-01-01), None
patent: PUPA 2000-0006264 (2000-01-01), None
patent: PUPA 2001-0031689 (2001-04-01), None
patent: WO 99/23559 (1999-05-01), None
Day Michael Norman
Johns Charles Ray
Kahle James Allan
Liu Peichum Peter
Truong Thuong Quang
Carwell Robert M.
Elmore Reba I.
Gerhardt Diana R.
Tkacs Stephen R.
LandOfFree
Method to provide atomic update primitives in an asymmetric... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method to provide atomic update primitives in an asymmetric..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method to provide atomic update primitives in an asymmetric... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3536408