Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2011-03-01
2011-03-01
Rossoshek, Helen (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C716S030000, C716S030000, C716S030000, C716S030000, C703S014000, C703S015000, C703S018000
Reexamination Certificate
active
07900166
ABSTRACT:
A method is provided to produce a model of an integrated circuit substrate, the method comprising: providing a tile definition that specifies an electrical model associated with instances of the tile; mapping a plurality of respective tile instances to respective locations of the substrate; and connecting the mapped tile instances to each other to produce a tile grid that models overall electrical behavior of the substrate.
REFERENCES:
patent: 5459349 (1995-10-01), Kobatake
patent: 2005/0257077 (2005-11-01), Dutta et al.
patent: 2006/0184904 (2006-08-01), Murgai et al.
patent: 2007/0156379 (2007-07-01), Kulkarni et al.
patent: 2007/0288219 (2007-12-01), Zafar et al.
patent: 2008/0072182 (2008-03-01), He et al.
patent: 2008/0093560 (2008-04-01), Puhakka et al.
patent: 2009/0007032 (2009-01-01), Kariat et al.
Bhattacharya et al.; “Warpage measurement of large area multitilted silicon substrates at various processing conditions”; Publication Year: 2000; Components and Packaging Technologies, IEEE Transactions on; vol. 23 , Issue: 3 pp. 497-504.
EDA for IC Implementation, Circuit Design, and Process Technology, Edited by L. Scheffer, L. Lavagno and G. Martin, Chapter 20, Design and Analysis of Power Supply Networks, by D. Blaauw, S. Pant, R. Chaudhry and R. Panda, pp. 20-1 to 20-14, CRC Press, 2006.
Osorio, J.F., Prediction of Substrate and Switching Noise from High-Level Description of Digital Circuits, Universitat Politecnica de Catalunya, Department, D'Enginyeria Electronica, Doctoral Thesis Proposal.
Pant, S. and Blaauw, D., Timing-Aware Decoupling Capacitance Allocation in Power Distribution Networks, University of Michigan, Ann Arbor, MI, ASP-DAC -07, Asia and South Pacific, pp. 757-762 (Jan. 2007) .
Checka N., Substrate Noise Analysis and Techniques for Mitigation in Mixed-Signal RF Systems, MIT 2005.
Dharchoudhury, A., Panda, R., Blaauw, D., Valdyanathan, R., Tutulanu, B., and Bearden, D., Design and Analysis of Power Distribution networks in PowerPC Microprocessors, 1998.
Nagata, M. and Iwata, A., Substrate Crosstalk Analysis in Mixed Signal CMOS Integrated Circuits, Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific Volume, Issue , 2000 pp. 623-629.
Sato, T., Hashimoto, T., Sasagawa, R., LSI Noise Model for Power Integrity Analysis and Its Application, Fujitsu Sci. Tech. J., 42.2, p. 266-273 (Apr. 2006).
Kao, WH and Chu, WK, Noise Constraint Driven Placement for Mixed Signal Designs, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003, vol. 4, Issue , May 25-28, 2003 pp. IV-712-IV-715 vol. 4.
Cho, M., Shin, H., Pan, DZ, Fast Substrate Noise-Aware Floorplanning with Preference Directed Graph for Mixed-Signal SOCs, Proceedings of the 2006 conference on Asia South Pacific design automation, pp. 765-770.
USPTO, Non-Final Office Action (in commonly owned U.S. Appl. No. 11/769,670), Jan. 26, 2010, 8 pages.
Kariat et al., “Reply to Non-Final Office Action under 37 CFR 1.111 (in commonly owned U.S. Appl. No. 11/769,670)”, Apr. 26, 2010, 21 pages.
Dong Xiaopeng
Kariat Vinod
Noice David
Cadence Design Systems Inc.
Rossoshek Helen
Schwegman Lundberg & Woessner, P.A.
LandOfFree
Method to produce an electrical model of an integrated... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method to produce an electrical model of an integrated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method to produce an electrical model of an integrated... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2778391