Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2005-10-04
2005-10-04
Dang, Phuc T. (Department: 2818)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S663000, C438S907000
Reexamination Certificate
active
06951803
ABSTRACT:
A method for reducing peeling of a cross-linked polymer passivation layer in a solder bump formation process including providing a multi-level semiconductor device formed on a semiconductor process wafer having an uppermost surface comprising a metal bonding pad in electrical communication with underlying device levels; forming a layer of resinous pre-cursor polymeric material over the process surface said resinous polymeric material having a glass transition temperature (Tg) upon curing; subjecting the semiconductor process wafer to a pre-curing thermal treatment temperature below Tg for a period of time; and, subjecting the semiconductor process wafer to at least one subsequent thermal treatment temperature above Tg for a period of time to form an uppermost passivation layer.
REFERENCES:
patent: 4293435 (1981-10-01), Portugall et al.
patent: 6884156 (2005-04-01), Prasad et al.
Hsu Jung-Lieh
Hsu Kuei-Yuam
Hu Chu-Wei
Tzeng Kai
Wu Cheng-Ming
Dang Phuc T.
Taiwan Semiconductor Manufacturing Co. Ltd.
Tung & Associates
LandOfFree
Method to prevent passivation layer peeling in a solder bump... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method to prevent passivation layer peeling in a solder bump..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method to prevent passivation layer peeling in a solder bump... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3453521