Semiconductor device manufacturing: process – Chemical etching – Combined with coating step
Reexamination Certificate
2005-03-15
2005-03-15
Norton, Nadine G. (Department: 1765)
Semiconductor device manufacturing: process
Chemical etching
Combined with coating step
C438S703000, C438S745000, C252S079100
Reexamination Certificate
active
06867142
ABSTRACT:
A method to prevent electrical shorts between tungsten interconnects. First, a semiconductor substrate having an insulating layer thereon is provided. Then, the insulating layer is selectively etched to form a trench for interconnect. Then, a titanium nitride film is conformally deposited on the surface of the trench and the insulating layer. A tungsten layer is then deposited to fill the trench. Next, the tungsten layer above the titanium nitride film is removed by an ammonia hydrogen peroxide mixture (APM) solution. Next, the titanium nitride film above the insulating layer is removed by a sulfuric acid hydrogen peroxide mixture (SPM) solution to leave a tungsten interconnect within the trench.
REFERENCES:
patent: 6001726 (1999-12-01), Nagabushnam et al.
patent: 6083817 (2000-07-01), Nogami et al.
patent: 6140233 (2000-10-01), Kwag et al.
patent: 6160296 (2000-12-01), Violette et al.
patent: 6319801 (2001-11-01), Wake et al.
patent: 6635185 (2003-10-01), Demmin et al.
Chen Yi-Nan
Liu Hsien-Wen
Shih Shing-Yih
Ladas & Parry LLP
Nanya Technology Corporation
Norton Nadine G.
Umez-Eronini Lynette T.
LandOfFree
Method to prevent electrical shorts between tungsten... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method to prevent electrical shorts between tungsten..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method to prevent electrical shorts between tungsten... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3414802