Active solid-state devices (e.g. – transistors – solid-state diode – Lead frame
Reexamination Certificate
2007-08-14
2007-08-14
Ha, Nathan W. (Department: 2814)
Active solid-state devices (e.g., transistors, solid-state diode
Lead frame
Reexamination Certificate
active
11035918
ABSTRACT:
A semiconductor die package is disclosed. It may include a semiconductor die having a first surface and a second surface, and a leadframe structure. A molding material may be formed around at least a portion of the die and at least a portion of the leadframe structure. A solderable layer may be on the exterior surface of the molding material and the first surface of the semiconductor die.
REFERENCES:
patent: 5105536 (1992-04-01), Neugebauer et al.
patent: 5250841 (1993-10-01), Sloan et al.
patent: 5319242 (1994-06-01), Carney et al.
patent: 6198163 (2001-03-01), Crowley et al.
patent: 6215176 (2001-04-01), Huang
patent: 6307755 (2001-10-01), Williams et al.
patent: 6356234 (2002-03-01), Harrison et al.
patent: 6384492 (2002-05-01), Iversen et al.
patent: 6399418 (2002-06-01), Glenn et al.
patent: 6448110 (2002-09-01), Chen et al.
patent: 6452278 (2002-09-01), DiCaprio et al.
patent: 6628880 (2003-09-01), Roberts
patent: 6720642 (2004-04-01), Joshi et al.
patent: 6723620 (2004-04-01), Pavier
patent: 6867481 (2005-03-01), Joshi et al.
patent: 7049684 (2006-05-01), Minamio et al.
patent: 2002/0066950 (2002-06-01), Joshi
patent: 2002/0066959 (2002-06-01), Joshi
patent: 2002/0100962 (2002-08-01), Joshi
patent: 2002/0192935 (2002-12-01), Joshi
patent: 2003/0011005 (2003-01-01), Joshi
patent: 2003/0025183 (2003-02-01), Thornton et al.
patent: 2003/0042403 (2003-03-01), Joshi
patent: 2003/0042581 (2003-03-01), Fee et al.
patent: 2003/0075786 (2003-04-01), Joshi et al.
patent: 2003/0107126 (2003-06-01), Joshi
patent: 2003/0122247 (2003-07-01), Joshi
patent: 2003/0173684 (2003-09-01), Joshi
patent: 2003/0193080 (2003-10-01), Cabahug et al.
patent: 2003/0197278 (2003-10-01), Joshi et al.
patent: 2004/0041242 (2004-03-01), Joshi
patent: 2004/0056364 (2004-03-01), Joshi
patent: 2004/0088448 (2004-05-01), Joshi et al.
patent: 2004/0125573 (2004-07-01), Joshi et al.
patent: 2004/0137724 (2004-07-01), Joshi
patent: 2004/0159939 (2004-08-01), Joshi
patent: 2004/0164386 (2004-08-01), Joshi
patent: 2004/0178481 (2004-09-01), Joshi
patent: 2004/0191955 (2004-09-01), Joshi
patent: 2004/0201081 (2004-10-01), Joshi
patent: 2004/0201086 (2004-10-01), Joshi
patent: 2004/0207052 (2004-10-01), Joshi et al.
patent: 2004/0232528 (2004-11-01), Ito et al.
patent: 2004/0241977 (2004-12-01), Joshi
patent: 2005/0012225 (2005-01-01), Choi et al.
patent: 2005/0051878 (2005-03-01), Granada
patent: 01-134958 (1989-05-01), None
Iyer Venkat
Joshi Rajeev
Manatad Romel
Martin Stephen
Noquil Jonathan A.
Fairchild Semiconductor Corporation
Ha Nathan W.
Townsend and Townsend / and Crew LLP
LandOfFree
Method to manufacture a universal footprint for a package... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method to manufacture a universal footprint for a package..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method to manufacture a universal footprint for a package... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3839681