Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2008-03-11
2010-11-30
Rossoshek, Helen (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C716S030000, C716S030000, C716S030000, C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
07844932
ABSTRACT:
A method of evaluating an integrated circuit design selects manufacturing parameters of interest which are outside of manufacturing specification limits. Then, the method runs timing tests on the integrated circuit design and successively evaluates the timing test results in an iterative process that considers the timing performance sensitivity to the selected manufacturing parameters of interest. The design is made more robust to each parameter out of manufacturing range.
REFERENCES:
patent: 6553338 (2003-04-01), Buch et al.
patent: 7346874 (2008-03-01), Burks
patent: 7401307 (2008-07-01), Foreman et al.
patent: 7681157 (2010-03-01), Buck et al.
patent: 2008/0052656 (2008-02-01), Foreman et al.
patent: 2008/0209374 (2008-08-01), Buck et al.
patent: 2008/0216036 (2008-09-01), Foreman et al.
patent: 2009/0265674 (2009-10-01), Buck et al.
patent: 2009/0271751 (2009-10-01), Fatemi et al.
Wu et al.; “Delay variation tolerance for domino circuits”; Publication Year: 2006; Design Automation, 2006. Asia and South Pacific Conference on.
Chen et al.; “Performance-impact limited area fill synthesis”; Publication Year: 2003 ; Design Automation Conference, 2003. Proceedings; pp. 22-27.
Guthaus et al.; “Gate sizing using incremental parameterized statistical timing analysis”; Publication Year: 2005; Computer-Aided Design, 2005. ICCAD-2005. IEEE/ACM International Conference on ; pp. 1029-1036.
Buck Nathan C.
Dubuque John P.
Foreman Eric A.
Habitz Peter A.
Visweswariah Chandramouli
Gibb I.P. Law Firm LLC
International Business Machines - Corporation
Rossoshek Helen
LandOfFree
Method to identify timing violations outside of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method to identify timing violations outside of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method to identify timing violations outside of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4183651