Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Patent
1999-02-05
2000-02-22
Bowers, Charles
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Grooved and refilled with deposited dielectric material
438296, 438425, 438426, 148DIG50, H01L 2176
Patent
active
060279826
ABSTRACT:
A method to form shallow trench isolation structures with improved isolation fill and surface planarity is described. A pad oxide layer is provided over the surface of a semiconductor substrate. A silicon nitride layer is deposited overlying the pad oxide layer. A thin oxide layer is deposited overlying the silicon nitride layer. An isolation trench is etched through the thin oxide layer, the nitride layer, and the pad oxide layer and into the substrate. The silicon nitride layer exposed within the trench is etched to form a lateral undercut leaving a projection of the thin oxide layer and exposing a portion of the underlying pad oxide layer. The thin oxide layer and the exposed portion of the pad oxide layer are etched away thereby exposing portions of the surface of the substrate. A liner oxide is grown on the exposed portions of the semiconductor substrate within the isolation trench and on the surface of the substrate. A layer of isolation dielectric is deposited overlying the liner oxide and the silicon nitride and filling the isolation trench. The isolation dielectric is polished away stopping at the silicon nitride layer. The remaining silicon nitride etched away. The isolation dielectric and the pad oxide are etched away from the surface of the semiconductor substrate. The fabrication of the integrated circuit device is completed.
REFERENCES:
patent: 4839306 (1989-06-01), Wakamatsu
patent: 5258332 (1993-11-01), Horioka et al.
patent: 5578518 (1996-11-01), Koike et al.
patent: 5712185 (1998-01-01), Tsai et al.
patent: 5719085 (1998-02-01), Moon et al.
patent: 5747866 (1998-05-01), Ho et al.
patent: 5780346 (1996-12-01), Arghavani et al.
patent: 5837612 (1997-08-01), Ajuria
patent: 5880004 (1997-06-01), Ho
Gan Chock H.
Hua Guang Ping
Peidous Igor V.
Vassiliev Vladislav Y.
Blum David S
Bowers Charles
Chartered Semiconductor Manufacturing Ltd.
Pike Rosemary L.S.
Saile George O.
LandOfFree
Method to form shallow trench isolation structures with improved does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method to form shallow trench isolation structures with improved, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method to form shallow trench isolation structures with improved will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-520085