Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Patent
1999-09-20
2000-03-21
Niebling, John F.
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
438624, 438637, 438639, 438666, 438672, H01L 2144
Patent
active
060402431
ABSTRACT:
A method of fabricating damascene vias has been achieved. Diffusion of copper into dielectric layers due to overetch of the passivation layer is eliminated by a barrier layer. The method can be used to form dual damascene interconnects. Copper traces through an isolation layer are provided overlying a semiconductor substrate. A passivation layer is deposited overlying the copper traces and the isolation layer. A dielectric layer is deposited. A cap layer is deposited. The cap layer and the dielectric layer are patterned to expose the top surface of the passivation layer and to form trenches for the damascene vias. A barrier layer is deposited overlying the passivation layer, the dielectric layer, and the cap layer. The barrier layer is etched though to expose the top surfaces of the cap layer and the passivation layer. The barrier layer isolates the sidewalls of the trenches. The passivation layer is etched through to complete damascene vias. The barrier layer prevents copper sputtering onto the dielectric layer during the step of etching through the passivation layer.
REFERENCES:
patent: 5595937 (1997-01-01), Mikagi
patent: 5686354 (1997-11-01), Avanzino et al.
patent: 5714418 (1998-02-01), Bai et al.
patent: 5739579 (1998-04-01), Chiang et al.
patent: 5741626 (1998-04-01), Jain et al.
patent: 5744376 (1998-04-01), Chan et al.
patent: 5817572 (1998-10-01), Chiang et al.
patent: 5821168 (1998-10-01), Jain
patent: 5824599 (1998-10-01), Schacham-Diamand et al.
patent: 5863707 (1999-01-01), Lin
patent: 5880018 (1999-03-01), Boeck et al.
patent: 5891513 (1999-04-01), Dubin et al.
patent: 5900672 (1999-05-01), Chan et al.
patent: 5904565 (1999-05-01), Nguyen et al.
patent: 5916011 (1999-06-01), Kim et al.
patent: 5939788 (1999-08-01), McTeer
patent: 5968333 (1999-10-01), Nogaimi et al.
patent: 5969422 (1999-10-01), Ting et al.
Chooi Simon
Li Jianxun
Zhou Mei-Sheng
Chartered Semiconductor Manufacturing Ltd.
Gurley Lynne A.
Niebling John F.
Pike Rosemary L.S.
Saile George O.
LandOfFree
Method to form copper damascene interconnects using a reverse ba does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method to form copper damascene interconnects using a reverse ba, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method to form copper damascene interconnects using a reverse ba will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-730178