Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2006-08-08
2006-08-08
Thai, Luan (Department: 2891)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S643000, C438S644000, C438S645000, C438S628000, C438S631000
Reexamination Certificate
active
07087517
ABSTRACT:
A method includes forming a barrier layer on a substrate surface including at least one contact opening; forming an interconnect in the contact opening; and reducing the electrical conductivity of the barrier layer. A method including forming a barrier layer on a substrate surface including a dielectric layer and a contact opening, depositing a conductive material in the contact opening, removing the conductive material sufficient to expose the barrier layer on the substrate surface, and reducing the electrical conductivity of the barrier layer. An apparatus including a circuit substrate including at least one active layer including at least one contact point, a dielectric layer on the at least one active layer, a barrier layer on a surface of the dielectric layer, a portion of the barrier layer having been transformed from a first electrical conductivity to a second different and reduced electrical conductivity, and an interconnect coupled to the at least one contact point.
REFERENCES:
patent: 6008127 (1999-12-01), Yamada
patent: 6150269 (2000-11-01), Roy
patent: 6156606 (2000-12-01), Michaelis
patent: 6225210 (2001-05-01), Ngo et al.
patent: 6524867 (2003-02-01), Yang et al.
patent: 6534117 (2003-03-01), Yoshio et al.
patent: 6806192 (2004-10-01), Lin et al.
patent: 2003/0119317 (2003-06-01), Nogami et al.
“International search report and the written opinion of the international searching authority, or the declaration,” PCT/US2004/043234, May 6, 2005.
Andreyushchenko Tatyana N.
Cadien Kenneth
Dubin Valery M.
Fischer Paul
Intel Corporation
Thai Luan
LandOfFree
Method to fabricate interconnect structures does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method to fabricate interconnect structures, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method to fabricate interconnect structures will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3678809