Semiconductor device manufacturing: process – Making passive device – Stacked capacitor
Patent
1999-06-14
2000-10-24
Utech, Benjamin L.
Semiconductor device manufacturing: process
Making passive device
Stacked capacitor
438397, 438717, 438719, H01L 2120
Patent
active
061366617
ABSTRACT:
A method of fabrication of a storage capacitors for DRAM memory cells using silylated photoresist is described. Partially completed DRAM memory cells comprising wordline transistor gates and bitline source and drain regions is provided. Conductive plugs are provided through a dielectric layer to the top surfaces of the bitline drain regions. A first conductive layer is deposited overlying the conductive plugs. A photoresist layer is deposited overlying the first conductive layer. The photoresist layer is etched to define the areas for the lower plates of the storage capacitors. The photoresist is exposed to a silylating agent to form a silylated layer. The top layer of the silylated photoresist is etched through to form a mask for subsequent etching. The photoresist layer is etched as defined by the mask. The first conductive layer is etched as defined by the mask to form the shape of the lower nodes of the storage capacitors. The remaining silylated photoresist is removed. A capacitor dielectric layer is deposited overlying the lower nodes of the storage capacitors. A second conductive layer is deposited to form the upper nodes of the storage capacitors. A passivation layer is deposited to complete fabrication.
REFERENCES:
patent: 5330614 (1994-07-01), Ahn
patent: 5380673 (1995-01-01), Yang et al.
patent: 5399518 (1995-03-01), Sim et al.
patent: 5663093 (1997-09-01), Tseng et al.
patent: 5712202 (1998-01-01), Liaw et al.
patent: 5753419 (1998-05-01), Misium
patent: 5753420 (1998-05-01), Misium
patent: 5759892 (1998-06-01), Wang et al.
patent: 5759893 (1998-06-01), Wu
patent: 5926719 (1999-07-01), Sung
patent: 6004845 (1999-12-01), Lin et al.
Jeng Erik S.
Yen Tzu-Shih
Ackerman Stephen B.
Deo Duy-Vu
Pike Rosemary L. S.
Saile George O.
Utech Benjamin L.
LandOfFree
Method to fabricate capacitor structures with very narrow featur does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method to fabricate capacitor structures with very narrow featur, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method to fabricate capacitor structures with very narrow featur will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1963028