Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2000-02-10
2001-05-01
Nelms, David (Department: 2818)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S637000, C438S671000
Reexamination Certificate
active
06225221
ABSTRACT:
BACKGROUND OF THE INVENTION
(1) Field of the Invention
The invention relates to a method of fabricating semiconductor structures, and more particularly, to a method of depositing a copper layer for dual damascene interconnects in the manufacture of integrated circuit devices.
(2) Description of the Prior Art
Damascene technology is an important capability in the present art of semiconductor manufacturing. The use of damascene and dual damascene schemes facilitates the use of copper for interconnects. Copper offers significant advantages due to its low resistivity when compared to aluminum.
Several approaches are currently available for depositing copper in integrated circuit manufacturing. First, the copper may be deposited by physical vapor deposition (PVD). PVD, or ionized PVD, processes benefit from available technology and relatively high throughput. However, PVD deposited copper has poor step coverage (less than 5%). Second, chemical vapor deposition (CVD) offers better step coverage than PVD. However, the deposited copper is not uniform in thickness. In addition, CVD requires the use of expensive materials called precursors to catalyze the reaction. Liquid precursors have difficult vaporization properties. Third, electroplating and electroless plating of copper are attractive alternatives to PVD and CVD because of lower equipment and material costs. However, plating methods require the presence of a seed layer to conduct or to catalyze the deposition reaction. This seed layer typically comprises copper, though other materials such as refractory metals have been suggested. When this seed layer is copper, it is typically deposited by a PVD process. In addition, electroless plating requires an induction layer as a catalytic surface and the use of reducing agents. Finally, plating processes can be very slow and dirty.
Referring now to
FIG. 1
, a cross-section of a partially completed prior art integrated circuit device is shown. A dual damascene trench has been formed using a conventional method. A semiconductor substrate
8
is shown. A dielectric layer
10
, which may be a composite structure made up of several layers of dielectric material, is formed overlying the semiconductor substrate
8
. Following the via and trench etch, a barrier layer
14
is formed overlying the opening. The barrier layer is comprised of a material that can prevent copper ion out-diffusion from the copper interconnect into the dielectric layer
10
.
A copper plating process is intended for this prior art example. Therefore, a copper seed layer
18
is deposited overlying the barrier layer
14
by a physical vapor deposition process (PVD). Due to the limitations of PVD, however, the copper seed layer
18
does not cover the steps of the dual damascene trench adequately as shown by
22
. The purpose of the present invention is to achieve a copper seed layer deposition process that is clean and conformal, meaning it has excellent step coverage, and does not require expensive precursors.
Several prior art approaches disclose methods to deposit metal layers in an integrated circuit device and related topics. In R. A. Kent et al, “Mass Spectrometric Studies at High Temperatures. IX. The Sublimation Pressure of Copper (II) Fluoride,”
The Journal of Physical Chemistry
, Volume 70, number 3, March 1966, pp. 874-877, the authors attempt to measure the activation energy and the bond energy of CuF
2
. This bond is found to be very weak. The paper reports that sublimated CuF
2
vapor reacts with tantalum at high temperature to produce solid copper and TaF
5
gas. M. E. Gross et al., “Implications of dual damascene for electroplated copper interconnects,”
Solid State Technology
, August 1999, pp. 47-52, focuses on the influence of damascene topology on the process of recrystallization of plated copper. This reference mentions the plating of copper onto a PVD copper seed layer overlying a PVD tantalum layer. U.S. Pat. No. 5,654,245 to Allen teaches a method to selectively metallize a semiconductor device. After forming apertures of a metal phobic layer into the support layer, a nucleating species is implanted. The nucleating species disclosed comprise molybdenum, tungsten, tantalum, and titanium. Copper is then selectively deposited by either metal-organic chemical vapor deposition (CVD), plasma-enhanced metal-organic CVD, or electroplating. U.S. Pat. No. 5,668,054 to Sun et al discloses a method to form a tantalum nitride diffusion barrier for use in a copper metalization scheme. The tantalum nitride is formed using a metal-organic CVD process. The copper layer is then formed overlying the tantalum nitride layer by either CVD or PVD. U.S. Pat. No. 5,350,484 to Gardner et al teaches a method to etch metals, including copper. Ions are implanted into the metal to improve etchability. For example, fluorine atoms may be implanted into copper. The resulting Cu
x
F
y
(copper Fluoride) can be etched using HCl, HF, H
2
O, or mineral acid. U.S. Pat. No. 5,424,252 to Morishita discloses an electroless metal plating process that can be used to plate copper in a semiconductor device. Co-pending U.S. patent application Ser. No. 09/501968 (CS-99-159) to S. Gupta et al filed Feb. 10, 2000 teaches a method of depositing copper by disproportionation of simple Cu(I) ion to form an aqueous solution.
SUMMARY OF THE INVENTION
A principal object of the present invention is to provide an effective and very manufacturable method of depositing a copper layer in the manufacture of integrated circuits.
A further object of the present invention is to provide a method to deposit a copper seed layer for use in subsequent electroless copper plating.
A still further object of the present invention is to provide a method to deposit a copper seed layer that does not require expensive precursors.
Another still further object of the present invention is to provide a method to deposit a copper seed layer that is thin and conformal.
Yet another further object of the present invention is to provide a method to deposit a copper seed layer for electroless copper plating in the fabrication of dual damascene interconnects in the manufacture of an integrated circuit device.
In accordance with the objects of this invention, a new method of depositing a copper seed layer in the manufacture of an integrated circuit device has been achieved. A dielectric layer, which may comprise a stack of dielectric material, is provided overlying a semiconductor substrate. The dielectric layer is patterned to form vias and trenches for planned dual damascene interconnects. A barrier layer comprising tantalum, titanium, or tungsten is deposited overlying the dielectric layer to line the vias and trenches. A copper seed layer is deposited overlying the barrier layer by the reaction of CuF
2
(copper(II)Fluoride) vapor with the barrier layer, and the integrated circuit is completed.
REFERENCES:
patent: 5350484 (1994-09-01), Gardner et al.
patent: 5424252 (1995-06-01), Morishita
patent: 5654245 (1997-08-01), Allen
patent: 5668054 (1997-09-01), Sun et al.
R.A. Kent et al., “Mass Spectrometric Studies at High Temperatures. IX. The Sublimation Pressure of Copper(II) Fluoride”, Journal of Physical Chemistry, vol. 70, No. 3, Mar. 1966, pp. 874-877.
M.E. Gross et al., “Implications of dual damascene for electroplated copper intercon ts”, Solid State Technology, Aug. 1999, pp. 47-52.
Gupta Subhash
Ho Paul Kwok Keung
Ramasamy Chockalingam
Zhou Mei Sheng
Chartered Semiconductor Manufacturing Ltd.
Le Dung A
Nelms David
Pike Rosemary L. S.
Saile George O.
LandOfFree
Method to deposit a copper seed layer for dual damascene... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method to deposit a copper seed layer for dual damascene..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method to deposit a copper seed layer for dual damascene... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2560845