Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Reexamination Certificate
2005-03-22
2005-03-22
Zarabian, Amir (Department: 2822)
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Grooved and refilled with deposited dielectric material
C438S296000, C438S692000
Reexamination Certificate
active
06869857
ABSTRACT:
A new method of forming shallow trench isolations without using CMP is described. A plurality of isolation trenches are etched through an etch stop layer into the semiconductor substrate leaving narrow and wide active areas between the trenches. An oxide layer is deposited over the etch stop layer and within the trenches using a high density plasma chemical vapor deposition process (HDP-CVD) having a deposition component and a sputtering component wherein after the oxide layer fills the trenches, the deposition component is discontinued while continuing the sputtering component until the oxide layer is at a desired depth. In one method, the oxide layer overlying the etch stop layer in the wide active areas is etched away. The etch stop layer and oxide layer residues are removed to complete planarized STI regions. In another method, a second etch stop layer is deposited over the oxide layer using a HDP-CVD process whereby the second etch stop layer is sputtered away over the oxide layer overlying the first etch stop layer in the narrow active areas and whereby the second etch stop layer remains in the wide active areas. The second etch stop layer over the oxide layer in the wide active areas is etched away. The oxide layer overlying the first etch stop layer in the narrow and wide active areas is etched away. The first and second etch stop layers are removed to complete STI regions.
REFERENCES:
patent: 4954459 (1990-09-01), Avanzino et al.
patent: 5923993 (1999-07-01), Sahota
patent: 5961794 (1999-10-01), Morita
patent: 6004863 (1999-12-01), Jang
patent: 6015755 (2000-01-01), Chen et al.
patent: 6037018 (2000-03-01), Jang et al.
patent: 6057207 (2000-05-01), Lin et al.
patent: 6057210 (2000-05-01), Yang et al.
patent: 6103581 (2000-08-01), Lin et al.
patent: 6197691 (2001-03-01), Lee
patent: 6403483 (2002-06-01), Hao et al.
patent: 6403484 (2002-06-01), Lim et al.
patent: 6426272 (2002-07-01), Fu et al.
patent: 6559026 (2003-05-01), Rossman et al.
U.S. Appl. No. 09/803,187, filed Mar. 12, 2001, Keong et al.
Chan Lap
Dai Feng
Hau Pang Choong
Hing Peter
Chartered Semiconductor Manufacturing Ltd.
Perkins Pamela E
Pike Rose Mary L.S.
Saile George D.
Zarabian Amir
LandOfFree
Method to achieve STI planarization does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method to achieve STI planarization, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method to achieve STI planarization will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3400350