Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2008-05-06
2008-05-06
Chiang, Jack (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
07370297
ABSTRACT:
A circuit design support method, system, and computer program product for displaying information on a circuit information described according to each design level in circuit design is described. The method and system includes acquiring behavior level description information by description of a behavior level. They also include acquiring lower level description information in a design level lower than the behavior level. Further, acquiring correspondence information for making correspondence between part of the behavior level description information and part of the lower level description information is included, along with displaying correspondence between part of the behavior level description information and part of the lower level description information based on the correspondence information. Displaying the correspondence can further include receiving a user selection of a part of the correspondence information, and highlighting the user selection of both the behavior level description information and the lower level description information from the correspondence information.
REFERENCES:
patent: 5727187 (1998-03-01), Lemche et al.
patent: 5867395 (1999-02-01), Watkins et al.
patent: 5937190 (1999-08-01), Gregory et al.
patent: 5940779 (1999-08-01), Gaitonde et al.
patent: 7137078 (2006-11-01), Singhal et al.
patent: 2003/0182638 (2003-09-01), Gupta et al.
patent: 2004/0177334 (2004-09-01), Horan et al.
patent: 0 847 022 (1998-06-01), None
patent: 05-242183 (1993-09-01), None
DeMicheli, Giovani, “Synthesis and Optimization of Digital Circuits,” Mc-Graw Hill, Inc.; 1994, pp. 141-266.
R. L. Blackburn et al., “CORAL II: Linking Behavior and Structure in an IC Design System,” Proceedings of the Design Automation Conference, Jun. 12-15, 1988, IEEE, vol. Conf. 25, 1998, XP010013022; pp. 529-534.
Chiang Jack
Doan Nghia M.
Foley & Lardner LLP
NEC Electronics Corporation
LandOfFree
Method, system, and computer program for validating... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method, system, and computer program for validating..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method, system, and computer program for validating... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2749562