Electrical computers and digital processing systems: memory – Address formation – Address mapping
Reexamination Certificate
2007-11-27
2007-11-27
Shah, Sanjiv (Department: 2185)
Electrical computers and digital processing systems: memory
Address formation
Address mapping
C711S001000, C711S006000, C713S001000, C713S002000
Reexamination Certificate
active
10754139
ABSTRACT:
Provided are a method, system, and article of manufacture, wherein in certain embodiments, a plurality of logical memory blocks corresponding to a memory in a computational device are allocated. An attribute is associated with at least one logical memory block, wherein the attribute indicates whether the at least one logical memory block can be swapped from the memory, and wherein physical blocks corresponding to the at least one logical memory block are contiguous.
REFERENCES:
patent: 5628023 (1997-05-01), Bryant et al.
patent: 5659798 (1997-08-01), Blumrich et al.
patent: 5860147 (1999-01-01), Gochman et al.
patent: 6226725 (2001-05-01), Yarborough
patent: 6304951 (2001-10-01), Mealey et al.
patent: 6421761 (2002-07-01), Arimilli et al.
patent: 6430656 (2002-08-01), Arimilli et al.
patent: 6658522 (2003-12-01), Martin et al.
patent: 6772330 (2004-08-01), Merkin
patent: 6804766 (2004-10-01), Noel et al.
patent: 6965989 (2005-11-01), Strange et al.
patent: 2002/0078308 (2002-06-01), Altman et al.
patent: 2002/0091863 (2002-07-01), Schlug
patent: 2002/0099876 (2002-07-01), Bui et al.
patent: 2002/0133676 (2002-09-01), Oldfield et al.
patent: 2002/0169938 (2002-11-01), Scott et al.
patent: 2002/0172199 (2002-11-01), Scott et al.
patent: 2003/0046505 (2003-03-01), Craddock et al.
patent: 2003/0101324 (2003-05-01), Herr et al.
patent: 2003/0149683 (2003-08-01), Lee et al.
patent: 2004/0054866 (2004-03-01), Blumenau et al.
patent: 2005/0144402 (2005-06-01), Beverly
U.S. Appl. No. 09/619,053, entitled “Mechanisms for Efficient Message Passing with Copy Avoidance in a Distributed System”, filed Jul. 18, 2000, by inventors G. Shah, R. Blackmore, K. Gildea, Dr. Govindaraju, C. Kim.
U.S. Appl. No. 10/268,474, entitled “Method and Profiling Cache for Management of Virtual Memory”, filed Oct. 10, 2002, by inventors K. Bottemiller, b. Jacobs, J. Peiterick.
U.S. Appl. No. 10/261,866, entitled “Virtual Mode Virtual Memory Manager method and Apparatus”, filed Sep. 30, 2002, by inventors R. Swanberg, M. Rogers.
Hsu Yu-Cheng
McCauley John Norbert
Sherman William Griswold
Song Cheng-Chung
Campos Yaima
Dutta Rabindranath
International Business Machines - Corporation
Konrad Raynes & Victor LLP
Shah Sanjiv
LandOfFree
Method, system, and article of manufacture for reserving memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method, system, and article of manufacture for reserving memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method, system, and article of manufacture for reserving memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3864407