Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-06-12
2007-06-12
Chiang, Jack (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
10300544
ABSTRACT:
Disclosed is a method, system, and article of manufacture for a one-pass approach for implementing metal-fill for an integrated circuit. Also disclosed is a method, system, and article of manufacture for implementing metal-fill that is coupled to a tie-off connection. An approach that is disclosed comprises a method, system, and article of manufacture for implementing metal-fill having an elongated shape that corresponds to the length of whitespace. Also disclosed is the aspect of implementing metal-fill that matches the routing direction. Yet another disclosure is an implementation of a place & route tool incorporating an integrated metal-fill mechanism.
REFERENCES:
patent: 4721689 (1988-01-01), Chaloux, Jr. et al.
patent: 4785337 (1988-11-01), Kenney
patent: 5032890 (1991-07-01), Ushiku et al.
patent: 5347465 (1994-09-01), Ferreri et al.
patent: 5350712 (1994-09-01), Shibata
patent: 5547887 (1996-08-01), Brown et al.
patent: 5636133 (1997-06-01), Chesebro et al.
patent: 5763955 (1998-06-01), Findley et al.
patent: 5789313 (1998-08-01), Lee
patent: 5892249 (1999-04-01), Courtright et al.
patent: 5923563 (1999-07-01), Lavin et al.
patent: 6093631 (2000-07-01), Jaso et al.
patent: 6121078 (2000-09-01), DeBrosse et al.
patent: 6174804 (2001-01-01), Hsu
patent: 6189133 (2001-02-01), Durham et al.
patent: 6265308 (2001-07-01), Bronner et al.
patent: 6305000 (2001-10-01), Phan et al.
patent: 6311315 (2001-10-01), Tamaki
patent: 6319820 (2001-11-01), Liu
patent: 6323113 (2001-11-01), Gabriel et al.
patent: 6351019 (2002-02-01), DeBrosse et al.
patent: 6388332 (2002-05-01), Aggarwal et al.
patent: 6404226 (2002-06-01), Schadt
patent: 6484300 (2002-11-01), Kim et al.
patent: 6498385 (2002-12-01), Daubenspeck et al.
patent: 6499135 (2002-12-01), Li et al.
patent: 6600341 (2003-07-01), Bingert et al.
patent: 6609235 (2003-08-01), Ramaswamy et al.
patent: 6643828 (2003-11-01), Naffziger et al.
patent: 6701509 (2004-03-01), Aggarwal et al.
patent: 6794674 (2004-09-01), Kusumoto
patent: 6867127 (2005-03-01), Hung
patent: 6887633 (2005-05-01), Tang
patent: 7012335 (2006-03-01), Lee et al.
patent: 2002/0199162 (2002-12-01), Ramaswamy et al.
patent: 2003/0115560 (2003-06-01), Naffziger et al.
patent: 2004/0044983 (2004-03-01), Dillon et al.
patent: 2004/0098393 (2004-05-01), Vuong et al.
patent: 2004/0098674 (2004-05-01), Vuong et al.
patent: 2004/0098688 (2004-05-01), Vuong et al.
Chen, Y., “Area Fill Synthesis for Uniform Layout Density,”IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, vol. 21, No. 10, Oct. 2002, pp. 1132-1147.
Fulton, J. A. et al., “Electrical and Mechanical Properties of a Metal-Filled Polymer Composite for Interconnection and Testing Applications,”Proceedings 39thElectronic Components Conference, 1989, May 22-24, 1989, pp. 71-77.
Lin, R., “Comments on Filling Algorithms and Analyses for Layout Density Control,”IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, vol. 21, No. 10, Oct. 2002, pp. 1209-1211.
Mokhoff, N., “‘Smooth’ Layout Tool Promises Better IC Yields,”Electronic Engineering Times, Nov. 11, 2002, p. 49.
Stine, B. E., et al., “Rapid Characterization and Modeling of Pattern-Dependent Variation in Chemical-Mechanical Polishing,”IEEE Transactions on Semiconductor Manufacturing, vol. 11, No. 1, Feb. 1998, pp. 129-140.
Stine, B. E., et al., “The Physical and Electrical Effects of Metal-Fill Patterning practices for Oxide Chemical-Mechanical Polishing Processes,”IEEE Transactions on Electron Devices, vol. 45, No. 3, Mar. 1998, 665-679.
Bryant, R.E. et al. “Limitations and Challenges of Computer-Aided Design Technology for CMOS VLSI” Proceedings of the IEEE (Mar. 2001) 89(3): 341-365.
Kahng, A.B. et al. “Filing and Slotting: Analysis and Algorithms” [online] 1998, pp. 1-8, 1998 International Symposium on Physical Design ACM New York. Retrieved from the internet: URL:http://visicad.ucsd.edu/Publications/Conferences/c75.pdf.
Kahng, A.B. “IC Layout and Manufacturability: Critical Links and Design Flow Implications” [online] 1999, pp. 1-7. Retrieved from the internet: URL:http://ieeexplore.ieee.org/iel4/6007/16057/00745132.pdf?.
Kahng, A.B. et al. “Filling Algorithms and Analyses for Layout Density Control” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (Apr. 1999) 18(4): 445-462.
Nelson, M. et al. “Optimizing Pattern Fill for Planarity and Parasitic Capacitance” Advanced Semiconductor Manufacturing, 2004. ASMC ′04. IEEE Conference and Workshop, Boston, MA (May 4-6, 2004) pp. 115-118.
Tian, R. et al. “Model-Based Dummy Feature Placement for Oxide Chemical-Mechanical Polishing Manufacturability” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (Jul. 2001) 20(7): 902-910.
International Search Report dated Aug. 6, 2004 for PCT Application No. PCT/US03/36989.
Partial European Search Report dated Mar. 2, 2006 for European Appl. No. 03786859.3.
Supplementary European Search Report dated Jun. 23, 2006 for European Appl. No. 03786859.3.
Kao William H.
Noice David C.
Vuong Thanh
Bingham & McCutchen LLP
Cadence Design Systems Inc.
Chiang Jack
Levin Naum B.
LandOfFree
Method, system, and article of manufacture for implementing... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method, system, and article of manufacture for implementing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method, system, and article of manufacture for implementing... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3845091