Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-12-12
2006-12-12
Dinh, Paul (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
07149993
ABSTRACT:
A method of designing a programmable logic device can include receiving a modification to a programmable logic device that has been floorplanned. Modules of the programmable logic device that have been changed by the modification can be identified. The changed modules can be floorplanned thereby determining a placement solution that does not violate boundaries of unchanged modules. The programmable logic device then can be placed and routed.
REFERENCES:
patent: 5309371 (1994-05-01), Shikata et al.
patent: 5483461 (1996-01-01), Lee et al.
patent: 5818729 (1998-10-01), Wang et al.
patent: 6002857 (1999-12-01), Ramachandran
patent: 6086631 (2000-07-01), Chaudhary et al.
patent: 6134702 (2000-10-01), Scepanovic et al.
patent: 6301693 (2001-10-01), Naylor et al.
patent: 6510548 (2003-01-01), Squires
patent: 6530070 (2003-03-01), Kruse
patent: 6766500 (2004-07-01), Donelly et al.
patent: 6817005 (2004-11-01), Mason et al.
patent: 6870395 (2005-03-01), Schadt et al.
patent: 6871336 (2005-03-01), Chan
patent: 6907592 (2005-06-01), Dante
patent: 7010777 (2006-03-01), Hutton et al.
patent: 2001/0047509 (2001-11-01), Mason et al.
patent: 2002/0166098 (2002-11-01), Chang et al.
patent: 2005/0086624 (2005-04-01), Andreev et al.
Hiroshi Murata et al.; “VLSI Module Placement Based on Rectangle-Packing by the Sequence-Pair”; IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems; vol. 15, No. 12; Dec. 1996; Copyright 1996 IEEE; pp. 1518-1524.
S. Kirkpatrick et al.; “Optimization by Simulated Annealing”; Science; vol. 220, No. 4598; May 12, 1983; pp. 671-680.
Aggarwal Rajat
Dasasathyan Srinivasan
Stenz Guenter
Cuenot Kevin
Dinh Paul
Kanzaki Kim
Meles Pablo
Xilinx , Inc.
LandOfFree
Method, system, and apparatus for incremental design in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method, system, and apparatus for incremental design in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method, system, and apparatus for incremental design in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3664403