Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2007-03-08
2011-10-18
Baker, Stephen (Department: 2112)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
Reexamination Certificate
active
08042022
ABSTRACT:
Methods, apparatuses and systems are disclosed for preserving, verifying, and correcting data in DRAM device during a power-saving mode. In the power-saving mode, memory cells in the DRAM device may be refreshed using a self-refresh operation. This self-refresh operation may allow bit errors to occur in the DRAM device. However, by employing error correction coding (ECC), embodiments of the present invention may detect and correct these potential errors that may occur in the power-saving mode. Furthermore, a partial ECC check cycle is employed to check and correct a sub-set of the memory cells during a periodic self-refresh process that occurs during the power-saving mode.
REFERENCES:
patent: 5918242 (1999-06-01), Sarma et al.
patent: 5978952 (1999-11-01), Hayek et al.
patent: 6426908 (2002-07-01), Hidaka
patent: 6438057 (2002-08-01), Ruckerbauer
patent: 6510528 (2003-01-01), Freeman et al.
patent: 6549479 (2003-04-01), Blodgett
patent: 6560155 (2003-05-01), Hush
patent: 6560733 (2003-05-01), Ochoa
patent: 6587918 (2003-07-01), Christenson
patent: 6697992 (2004-02-01), Ito et al.
patent: 6735726 (2004-05-01), Muranaka et al.
patent: 6795362 (2004-09-01), Nakai et al.
patent: 6838331 (2005-01-01), Klein
patent: 6839875 (2005-01-01), Roohparvar
patent: 6930944 (2005-08-01), Hush
patent: 6990031 (2006-01-01), Hashimoto et al.
patent: 7010644 (2006-03-01), Gilton
patent: 7051260 (2006-05-01), Ito et al.
patent: 7072237 (2006-07-01), Morgan et al.
patent: 7076722 (2006-07-01), Shibata
patent: 7123534 (2006-10-01), Nambu et al.
patent: 7139919 (2006-11-01), Shiraga
patent: 7139937 (2006-11-01), Kilbourne et al.
patent: 7325078 (2008-01-01), Walker et al.
patent: 7328380 (2008-02-01), Pomaranski et al.
patent: 7386656 (2008-06-01), Rajan et al.
patent: 7392456 (2008-06-01), Leung et al.
patent: 7428644 (2008-09-01), Jeddeloh et al.
patent: 7487065 (2009-02-01), Armstrong et al.
patent: 7493531 (2009-02-01), Ito et al.
patent: 7496823 (2009-02-01), Wheeler et al.
patent: 7712007 (2010-05-01), Nagai et al.
patent: 7755966 (2010-07-01), Pyo et al.
patent: 7830732 (2010-11-01), Moshayedi et al.
patent: 2003/0067830 (2003-04-01), Leung et al.
patent: 2004/0205426 (2004-10-01), Muranaka et al.
patent: 2005/0063238 (2005-03-01), Nambu et al.
patent: 2005/0286330 (2005-12-01), Ito et al.
patent: 2006/0200729 (2006-09-01), Ito et al.
Ito Yutaka
Nakanishi Takuya
Baker Stephen
Micro)n Technology, Inc.
TraskBritt
LandOfFree
Method, system, and apparatus for distributed decoding... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method, system, and apparatus for distributed decoding..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method, system, and apparatus for distributed decoding... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4283689