Method, system, and apparatus for a dynamic retry buffer...

Details Method, system, and apparatus for a dynamic retry buffer... Method, system, and apparatus for a dynamic retry buffer...

2005-11-16

2008-09-09

Phan, Raymond N (Department: 2111)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus interface architecture

C710S056000

Reexamination Certificate

active

07424567

ABSTRACT:
An interconnect apparatus provides for the buffering of information among a plurality of retry buffers in an output port. An additional buffer is dynamically assignable to one of the N retry buffer means where additional capacity is required by that retry buffer.

REFERENCES:
patent: 5802055 (1998-09-01), Krein et al.
patent: 6243781 (2001-06-01), Gandhi et al.
patent: 6820091 (2004-11-01), Weigelt
patent: 6862673 (2005-03-01), Lee et al.
patent: 6931472 (2005-08-01), Kondo et al.
patent: 7191255 (2007-03-01), Wong et al.
patent: 2002/0138790 (2002-09-01), Nishtala
patent: 2004/0019729 (2004-01-01), Kelley et al.
patent: 2005/0125590 (2005-06-01), Li et al.

Affiliated with

Also associated with

Rating

Method, system, and apparatus for a dynamic retry buffer... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method, system, and apparatus for a dynamic retry buffer..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method, system, and apparatus for a dynamic retry buffer... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3975040